HC705CT4GRSSLASHD datasheet(72/152 Pages) NXP

72 / 152 page

Synchronous Serial Interface (SSI)

General Release Specification

MC68HC705CT4 — Rev. 2.0

Synchronous Serial Interface (SSI)

MOTOROLA

If (CPOL = 0), the first data bit will be driven out to the SDIO pin before

the first rising edge of SCK. Subsequent falling edges of SCK will shift

the remaining data bits out.

When receiving data in master mode, the T/R bit must be low and data

must be written to the data register to initiate clock generation.

When transmitting data in master mode, the T/R bit must be high.

When receiving data in slave mode, T/R bit must be low and the clock

and data must be supplied by external device.

When transmitting data in slave mode, T/R bit must be high, and data

must be written to the data register before the SSI is enabled to ensure

that proper data is transferred.

Figure 9-2. Serial I/O Port Timing

9.4 SSI Registers

The SSI has three registers: control, status, and data.

9.4.1 SSI Control Register

This register is located at address $001E and contains seven bits. A

reset clears all of these bits, except bit 3 which is set. Writes to this

clearing the SE bit to disable the SSI.

In addition, the clock polarity, rate, data format and master/slave

selection should not be changed while the SSI is enabled (SE = 1) or

SDIO

BIT 1

BIT 2

BIT 3

BIT 7

SCK

BIT 8

SCK

(CPOL = 1)

(CPOL = 0)

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

HC705CT4GRS/D 데이터시트(PDF) 72 Page - NXP Semiconductors