전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

HC705CT4GRS/D 데이터시트(PDF) 75 Page - NXP Semiconductors

부품명 HC705CT4GRS/D
상세설명  General Release Specification
PDF  152 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  NXP [NXP Semiconductors]
홈페이지  http://www.nxp.com
Logo NXP - NXP Semiconductors

HC705CT4GRS/D 데이터시트(HTML) 75 Page - NXP Semiconductors

Back Button HC705CT4GRS/D Datasheet HTML 71Page - NXP Semiconductors HC705CT4GRS/D Datasheet HTML 72Page - NXP Semiconductors HC705CT4GRS/D Datasheet HTML 73Page - NXP Semiconductors HC705CT4GRS/D Datasheet HTML 74Page - NXP Semiconductors HC705CT4GRS/D Datasheet HTML 75Page - NXP Semiconductors HC705CT4GRS/D Datasheet HTML 76Page - NXP Semiconductors HC705CT4GRS/D Datasheet HTML 77Page - NXP Semiconductors HC705CT4GRS/D Datasheet HTML 78Page - NXP Semiconductors HC705CT4GRS/D Datasheet HTML 79Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 75 / 152 page
background image
Synchronous Serial Interface (SSI)
SSI Registers
MC68HC705CT4 — Rev. 2.0
General Release Specification
MOTOROLA
Synchronous Serial Interface (SSI)
75
9.4.2 SSI Status Register
This register is located at address $001C and contains two bits. Reset
clears both of these bits.
SF — SSI Flag
This bit is set upon occurrence of the last rising clock edge and
indicates that a data transfer has taken place. If MSTR = 0 and
SIE = 0, this bit has no effect on any further transmissions and can be
ignored without problem. However, the SF flag must be clear to write
the data register, or if SIE = 1 to clear the interrupt
1 = . If MSTR = 1, the SF flag must be cleared between transfers.
The SF flag can be cleared three different ways: (1) by reading
the SSR with SF set, followed by a read or write of the serial
data register, (2) by a system reset, or, (3) by disabling the SSI.
If the SF flag is cleared before the last edge of the next byte, it
will be set again.
DCOL — Data Collision
This is a read-only status bit, which indicates that an invalid access to
the data register was made. An invalid access can be one of the
following conditions:
An access of the SDR register in the middle of a transfer (after the
first falling edge of SCK and before SF is set)
An access of the SDR register made before an access of the SSR
register (after SF is set)
DCOL is cleared by reading the status register with SF set followed
by a read or write of the data register. A reset also clears this bit.
Address:
$001C
Bit 7
654321
Bit 0
Read:
SF
DCOL
000000
Write:
Reset:
00000000
Figure 9-4. SSI Status Register (SSR)
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com