전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

HC705CT4GRS/D 데이터시트(PDF) 56 Page - NXP Semiconductors

부품명 HC705CT4GRS/D
상세설명  General Release Specification
PDF  152 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  NXP [NXP Semiconductors]
홈페이지  http://www.nxp.com
Logo NXP - NXP Semiconductors

HC705CT4GRS/D 데이터시트(HTML) 56 Page - NXP Semiconductors

Back Button HC705CT4GRS/D Datasheet HTML 52Page - NXP Semiconductors HC705CT4GRS/D Datasheet HTML 53Page - NXP Semiconductors HC705CT4GRS/D Datasheet HTML 54Page - NXP Semiconductors HC705CT4GRS/D Datasheet HTML 55Page - NXP Semiconductors HC705CT4GRS/D Datasheet HTML 56Page - NXP Semiconductors HC705CT4GRS/D Datasheet HTML 57Page - NXP Semiconductors HC705CT4GRS/D Datasheet HTML 58Page - NXP Semiconductors HC705CT4GRS/D Datasheet HTML 59Page - NXP Semiconductors HC705CT4GRS/D Datasheet HTML 60Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 56 / 152 page
background image
Parallel Input/Output (I/O)
General Release Specification
MC68HC705CT4 — Rev. 2.0
56
Parallel Input/Output (I/O)
MOTOROLA
7.4 Port B
Port B is an 8-bit bidirectional port. The port B data register is at $0001
and the data direction register (DDR) is at $0005. Reset does not affect
the data registers, but clears the data direction registers, thereby
returning the ports to inputs. Writing a logic 1 to a DDR bit sets the
corresponding port bit to output mode.
7.5 Port C
Port C is an 8-bit bidirectional port. The port C data register is at $0002
and the data direction register (DDR) is at $0006. Reset does not affect
the data registers, but clears the data direction registers, thereby
returning the ports to inputs. Writing a logic 1 to a DDR bit sets the
corresponding port pin to output mode. Each of the port C pins has an
optional pullup device. When the DDR bit is cleared and the pullup
device is enabled, the pin will be a pullup
and an interrupt pin. The edge-
or edge- and level-sensitivity of the IRQ pin also pertains to the enabled
port C pins. Care needs to be taken when using port C pins that have the
pullup enabled. Before switching from an output to an input, the data
should be preconditioned to a logic 1 to prevent an interrupt from
occurring. Port C bit 7 is also shared with the PWM output. When PC7
is used as the PWM output, its pullup option should not be selected (see
Figure 7-1).
Figure 7-1. Port C Pullup Option
PC7
VDD
VDD
DDR BIT
NORMAL PORT CIRCUITRY
AS SHOWN IN FIGURE 7-2
IRQ
SCHMITT
TRIGGER
TO INTERRUPT
LOGIC
MASK OPTION (PC7PU)
DISABLED
ENABLED
(PC7 ADDS PWM)
FROM ALL OTHER PORT C PINS
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com