| 전자부품 데이터시트 검색엔진 |
|
HC705CT4GRS/D 데이터시트(PDF) 50 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
HC705CT4GRS/D 데이터시트(HTML) 50 Page - NXP Semiconductors |
|
50 / 152 page ![]() Operating Modes General Release Specification MC68HC705CT4 — Rev. 2.0 50 Operating Modes MOTOROLA 6.3 Single-Chip Mode In single-chip mode, the address and data buses are not available externally, but there are three 8-bit input/output (I/O) ports and one 7-bit I/O port. This mode allows the MCU to function as a self-contained microcontroller, with maximum use of the pins for on-chip peripheral functions. All address and data activity occurs within the MCU. Single- chip mode is entered on the rising edge of RESET if the IRQ/VPP pin is within normal operating range. Figure 6-1. Single-Chip Mode Pinout of the MC68HC705CT4 34 39 PC3 PC4 PC5 PC6 PC7/PWM PD3/CMP2– 29 PD2/CMP12+ 7 12 PA3 PA2 PA1 PA0 PB0 PB1 PB2 PB3 PB4 17 PB5 PB6 18 23 28 640 1 PD6/TCMP PD5/SCK PD4/SDIO TCAP Freescale Semiconductor, Inc. For More Information On This Product, Go to: www.freescale.com |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |