전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

HC705CT4GRS/D 데이터시트(PDF) 81 Page - NXP Semiconductors

부품명 HC705CT4GRS/D
상세설명  General Release Specification
PDF  152 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  NXP [NXP Semiconductors]
홈페이지  http://www.nxp.com
Logo NXP - NXP Semiconductors

HC705CT4GRS/D 데이터시트(HTML) 81 Page - NXP Semiconductors

Back Button HC705CT4GRS/D Datasheet HTML 77Page - NXP Semiconductors HC705CT4GRS/D Datasheet HTML 78Page - NXP Semiconductors HC705CT4GRS/D Datasheet HTML 79Page - NXP Semiconductors HC705CT4GRS/D Datasheet HTML 80Page - NXP Semiconductors HC705CT4GRS/D Datasheet HTML 81Page - NXP Semiconductors HC705CT4GRS/D Datasheet HTML 82Page - NXP Semiconductors HC705CT4GRS/D Datasheet HTML 83Page - NXP Semiconductors HC705CT4GRS/D Datasheet HTML 84Page - NXP Semiconductors HC705CT4GRS/D Datasheet HTML 85Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 81 / 152 page
background image
Core Timer
Core Timer Control and Status Register
MC68HC705CT4 — Rev. 2.0
General Release Specification
MOTOROLA
Core Timer
81
10.3 Core Timer Control and Status Register
The CTCSR contains the timer interrupt flag, the timer interrupt enable
bits, and the real time interrupt rate select bits. Figure 10-2 shows the
value of each bit in the CTCSR when coming out of reset.
CTOF — Core Timer Overflow
CTOF is a read-only status bit set when the 8-bit ripple counter rolls
over from $FF to $00. Clearing CTOF is done by writing a logic 1 to
TOFC. Writing to CTOF has no effect. Reset clears CTOF.
RTIF — Real Time Interrupt Flag
The real-time interrupt circuit consists of a 3-stage divider and a one-
of-four selector. The clock frequency that drives the RTI circuit is
E/2**14 (or E/16,384) with three additional divider stages, giving a
maximum interrupt period of 64 milliseconds at a bus rate of 2.048
MHz. RTIF is a clearable, read-only status bit and is set when the
output of the chosen (one-of-four selection) stage goes active.
Clearing RTIF is done by writing a logic 1 to RTFC. Writing to RTIF
has no effect. Reset clears RTIF.
TOFE — Timer Overflow Enable
When this bit is set, a CPU interrupt request is generated when the
CTOF bit is set. Reset clears this bit.
RTIE — Real-Time Interrupt Enable
When this bit is set, a CPU interrupt request is generated when the
RTIF bit is set. Reset clears this bit.
Address
$0008
Bit 7
654321
Bit 0
Read:
CTOF
RTIF
TOFE
RTIE
00
RT1
RT0
Write:
TOFC
RTRC
Reset:
00000011
= Unimplemented
Figure 10-2. Core Timer Control and Status Register (CTCSR)
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com