전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

TIR2000 데이터시트(PDF) 45 Page - Texas Instruments

부품명 TIR2000
상세설명  High-Speed Serial Infrared Controller With 64-Byte FIFO
PDF  63 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI - Texas Instruments

TIR2000 데이터시트(HTML) 45 Page - Texas Instruments

Back Button TIR2000 Datasheet HTML 41Page - Texas Instruments TIR2000 Datasheet HTML 42Page - Texas Instruments TIR2000 Datasheet HTML 43Page - Texas Instruments TIR2000 Datasheet HTML 44Page - Texas Instruments TIR2000 Datasheet HTML 45Page - Texas Instruments TIR2000 Datasheet HTML 46Page - Texas Instruments TIR2000 Datasheet HTML 47Page - Texas Instruments TIR2000 Datasheet HTML 48Page - Texas Instruments TIR2000 Datasheet HTML 49Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 45 / 63 page
background image
4–9
Bit[7–6]: These two bits decide the number of preambles (a fixed pattern of 16 bits) to be transmitted at the
beginning of each frame. The default value of PLR[7–6] = 00 which is equal to 16 preambles.
BIT [7–6]
NO. OF PREAMBLES
00
16
01
4
10
8
11
32
4.11.6
Auxiliary Control Register (ACREG) – (read and write)
Address: F (Hex)
Bit No.
7
6
5
4
3
2
1
0
Description
TX
enable
RX
enable
Short
time-out
MIR half
mode
Send Ir
pulse
Deferred
TX start
Frame
abort
EOT bit
Default
0
0
0
0
0
0
0
0
Bit definition:
BIT NO.
DESCRIPTIONS
0
End of transmission (EOT) bit. The CPU writes a 1 to bit 0 just before it writes the last byte to the TX FIFO
register. Bit 0 automatically gets cleared to a 0 in the next CPU write instruction to the device. See paragraph
2.1.1.1.
1
Frame abort. The CPU can intentionally abort data transmission of a frame by writing a 1 to bit 1. The default
value is a 0. Neither the end flag nor the CRC bits are appended to the frame. The receiver will find the frame
with the abort pattern (1111_111) in the MIR mode and a Phy–error in the FIR mode. The CPU must reset
the TX FIFO and reset the ACREG[1] bit by writing a 0 to bit 1 before next frame can be transmitted.
2
Store and controlled TX start. When the MDR[5] bit equals to a 1 and the CPU writes a 1 to the ACREG[2]
bit, the transmitting peripheral device starts frame data transmission. Bit 2 is self clearing. See paragraph
2.1.1.2.
3
Send 2-
µs Ir pulse. When the MDR[6] bit equals to a 1 and the CPU writes a 1 to the ACREG[3] bit, the
transmitting peripheral device sends a 2-
µs IR pulse at the end of the frame. Bit 3 clears automatically by
the transmitting peripheral device at the end of 2-
µs IR pulse data transmission. See paragraph 2.1.1.3.
4
MIR half mode. When bit 4 is set to a 1, the operating speed in the MIR mode changes to 0.58 Mbs.
5
Short time-out. When bit 5 is set to a 1, the time-out interval in the Status FIFO time-out interrupt is
changed from 1 ms to 128
µs.
6
RX enable. Bit 6 must be set to a 1 to enable data receive in all IR modes.
7
TX enable, Bit 7 must be set to a 1 to enable data transmission in all IR modes.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com