전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

DSP56362AD 데이터시트(PDF) 45 Page - Motorola, Inc

부품명 DSP56362AD
상세설명  24-Bit Audio Digital Signal Processor
PDF  168 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  MOTOROLA [Motorola, Inc]
홈페이지  http://www.freescale.com
Logo MOTOROLA - Motorola, Inc

DSP56362AD 데이터시트(HTML) 45 Page - Motorola, Inc

Back Button DSP56362AD Datasheet HTML 41Page - Motorola, Inc DSP56362AD Datasheet HTML 42Page - Motorola, Inc DSP56362AD Datasheet HTML 43Page - Motorola, Inc DSP56362AD Datasheet HTML 44Page - Motorola, Inc DSP56362AD Datasheet HTML 45Page - Motorola, Inc DSP56362AD Datasheet HTML 46Page - Motorola, Inc DSP56362AD Datasheet HTML 47Page - Motorola, Inc DSP56362AD Datasheet HTML 48Page - Motorola, Inc DSP56362AD Datasheet HTML 49Page - Motorola, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 45 / 168 page
background image
Specifications
EXTERNAL CLOCK OPERATION
MOTOROLA
DSP56362 Advance Information
2-7
• With PLL enabled (42.5%–57.5% duty
cycle6)
4.25 ns 157.0
µs 4.25 ns 1570.00
4
EXTAL cycle time2
ETC
• With PLL disabled
10.00 ns
8.33 ns
• With PLL enabled
10.00 ns 273.1
µs 8.33 ns 273.1 µs
5
CLKOUT change from EXTAL fall with PLL
disabled
4.3 ns
11.0 ns
6
CLKOUT rising edge from EXTAL rising
edge with PLL enabled (MF = 1,
PDF = 1, Ef > 15 MHz)3,5
0.0 ns
1.8 ns
CLKOUT falling edge from EXTAL rising
edge with PLL enabled (MF = 2 or 4, PDF =
1, Ef > 15 MHz)3,5
0.0 ns
1.8 ns
CLKOUT falling edge from EXTAL falling
edge with PLL enabled (MF
≤ 4, PDF ≠ 1,
Ef / PDF > 15 MHz)3,5
0.0 ns
1.8 ns
7
Instruction cycle time = ICYC = TC
4
See Table 2-5 (46.7%–53.3% duty cycle)
ICYC
• With PLL disabled
0.00 ns
• With PLL enabled
0.00 ns 8.53
µs
8.53
µs
Notes:
1.
Measured at 50% of the input transition
2.
The maximum value for PLL enabled is given for minimum VCO and
maximum MF.
3.
Periodically sampled and not 100% tested
4.
The maximum value for PLL enabled is given for minimum VCO and
maximum DF.
5.
The skew is not guaranteed for any other MF value.
6.
The indicated duty cycle is for the specified maximum frequency for which
a part is rated. The minimum clock high or low time required for correction
operation, however, remains the same at lower operating frequencies;
therefore, when a lower clock frequency is used, the signal symmetry may
vary from the specified duty cycle as long as the minimum high time and
low time requirements are met.
Table 2-5 Clock Operation (Continued) 100 and 120 MHz Values
No.
Characteristics
Symbol
100 MHz
120 MHz
Min
Max
Min
Max
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com