전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

DSP56362AD 데이터시트(PDF) 13 Page - Motorola, Inc

부품명 DSP56362AD
상세설명  24-Bit Audio Digital Signal Processor
PDF  168 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  MOTOROLA [Motorola, Inc]
홈페이지  http://www.freescale.com
Logo MOTOROLA - Motorola, Inc

DSP56362AD 데이터시트(HTML) 13 Page - Motorola, Inc

Back Button DSP56362AD Datasheet HTML 9Page - Motorola, Inc DSP56362AD Datasheet HTML 10Page - Motorola, Inc DSP56362AD Datasheet HTML 11Page - Motorola, Inc DSP56362AD Datasheet HTML 12Page - Motorola, Inc DSP56362AD Datasheet HTML 13Page - Motorola, Inc DSP56362AD Datasheet HTML 14Page - Motorola, Inc DSP56362AD Datasheet HTML 15Page - Motorola, Inc DSP56362AD Datasheet HTML 16Page - Motorola, Inc DSP56362AD Datasheet HTML 17Page - Motorola, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 168 page
background image
Signal/Connection Descriptions
Clock and PLL
MOTOROLA
DSP56362 Advance Information
1-5
CLOCK AND PLL
EXTERNAL MEMORY EXPANSION PORT (PORT A)
When the DSP56362 enters a low-power standby mode (stop or wait), it releases bus mastership and tri-
states the relevant port A signals: A0–A17, D0–D23, AA0/RAS0–AA3/RAS3, RD, WR, BB, CAS.
Table 1-4 Clock and PLL Signals
Signal
Name
Type
State during
Reset
Signal Description
EXTAL
Input
Input
External Clock Input—An external clock source must be
connected to EXTAL in order to supply the clock to the
internal clock generator and PLL.
This input cannot tolerate 5V.
CLKOUT
Output
Chip-driven
Clock Output—CLKOUT provides an output clock
synchronized to the internal core clock phase.
If the PLL is enabled and both the multiplication and division
factors equal one, then CLKOUT is also synchronized to
EXTAL.
If the PLL is disabled, the CLKOUT frequency is half the
frequency of EXTAL. CLKOUT is not functional at
frequencies of 100 MHz and above.
PCAP
Input
Input
PLL Capacitor—PCAP is an input connecting an off-chip
capacitor to the PLL filter. Connect one capacitor terminal to
PCAP and the other terminal to VCCP.
If the PLL is not used, PCAP may be tied to VCC, GND, or left
floating.
PINIT/
NMI
Input
Input
PLL Initial/Non maskable Interrupt—During assertion of
RESET, the value of PINIT/NMI is written into the PLL Enable
(PEN) bit of the PLL control register, determining whether the
PLL is enabled or disabled. After RESET deassertion and
during normal instruction processing, the PINIT/NMI Schmitt-
trigger input is a negative-edge-triggered non maskable
interrupt (NMI) request internally synchronized to CLKOUT.
PINIT/NMI cannot tolerate 5 V.
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com