전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

DSP56362AD 데이터시트(PDF) 97 Page - Motorola, Inc

부품명 DSP56362AD
상세설명  24-Bit Audio Digital Signal Processor
PDF  168 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  MOTOROLA [Motorola, Inc]
홈페이지  http://www.freescale.com
Logo MOTOROLA - Motorola, Inc

DSP56362AD 데이터시트(HTML) 97 Page - Motorola, Inc

Back Button DSP56362AD Datasheet HTML 93Page - Motorola, Inc DSP56362AD Datasheet HTML 94Page - Motorola, Inc DSP56362AD Datasheet HTML 95Page - Motorola, Inc DSP56362AD Datasheet HTML 96Page - Motorola, Inc DSP56362AD Datasheet HTML 97Page - Motorola, Inc DSP56362AD Datasheet HTML 98Page - Motorola, Inc DSP56362AD Datasheet HTML 99Page - Motorola, Inc DSP56362AD Datasheet HTML 100Page - Motorola, Inc DSP56362AD Datasheet HTML 101Page - Motorola, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 97 / 168 page
background image
Specifications
Serial Host Interface SPI Protocol Timing
MOTOROLA
DSP56362 Advance Information
2-59
142 Serial clock high period
Master
Bypassed
0.5
×tSPICC –10
43
ns
Narrow
0.5
×tSPICC –10
96
Wide
0.5
×tSPICC –10
131
Slave
Bypassed
2.5
×TC+12
37
Narrow
2.5
×TC+102
127
Wide
2.5
×TC+189
214
143 Serial clock low period
Master
Bypassed
0.5
×tSPICC –10
43
ns
Narrow
0.5
×tSPICC –10
96
Wide
0.5
×tSPICC –10
131
Slave
Bypassed
2.5
×TC+12
37
Narrow
2.5
×TC+102
127
Wide
2.5
×TC+189
214
144 Serial clock rise/fall
time
Master
10
ns
Slave
2000
146
SS assertion to first
SCK edge CPHA = 0
Slave
Bypassed
3.5
×TC+15
50
ns
Narrow
0
0
Wide
0
0
CPHA = 1
Slave
Bypassed
10
10
Narrow
0
0
Wide
0
0
147 Last SCK edge to SS
not asserted
slave
Bypassed
12
12
ns
Narrow
102
102
Wide
189
189
148
Data input valid to SCK
edge (data input set-up
time)
Master
/Slave
Bypassed
0
0
ns
Narrow
MAX{(20-TC), 0}
10
Wide
MAX{(40-TC), 0}
30
149
SCK last sampling
edge to data input not
valid
Master
/Slave
Bypassed
2.5
×TC+10
35
ns
Narrow
2.5
×TC+30
55
Wide
2.5
×TC+50
75
150 SS assertion to data
out active
Slave
2
2
ns
151 SS deassertion to data
high impedance
Slave
9
9
ns
152
SCK edge to data out
valid (data out delay
time)
Master
/Slave
Bypassed
2
×TC+33
53
ns
Narrow
2
×TC+123
143
Wide
2
×TC+210
230
Table 2-21 Serial Host Interface SPI Protocol Timing (Continued)
No.
Characteristics
Mode
Filter
Mode
Expression
100MHz
Unit
Min
Max
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com