전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

DSP56362AD 데이터시트(PDF) 58 Page - Motorola, Inc

부품명 DSP56362AD
상세설명  24-Bit Audio Digital Signal Processor
PDF  168 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  MOTOROLA [Motorola, Inc]
홈페이지  http://www.freescale.com
Logo MOTOROLA - Motorola, Inc

DSP56362AD 데이터시트(HTML) 58 Page - Motorola, Inc

Back Button DSP56362AD Datasheet HTML 54Page - Motorola, Inc DSP56362AD Datasheet HTML 55Page - Motorola, Inc DSP56362AD Datasheet HTML 56Page - Motorola, Inc DSP56362AD Datasheet HTML 57Page - Motorola, Inc DSP56362AD Datasheet HTML 58Page - Motorola, Inc DSP56362AD Datasheet HTML 59Page - Motorola, Inc DSP56362AD Datasheet HTML 60Page - Motorola, Inc DSP56362AD Datasheet HTML 61Page - Motorola, Inc DSP56362AD Datasheet HTML 62Page - Motorola, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 58 / 168 page
background image
2-20
DSP56362 Advance Information
MOTOROLA
Specifications
External Memory Expansion Port (Port A)
113 RD deassertion
time
100 MHz
0.75
× TC − 4.0
[1
≤ WS ≤ 3]
3.5
2.2
ns
1.75
× TC − 4.0
[4
≤ WS ≤ 7]
13.5
10.6
2.75
× TC − 4.0
[WS
≥ 8]
23.5
18.9
114 WR deassertion
time
100 MHz
0.5
× TC − 4.0
[WS = 1]
1.0
0.2
ns
TC − 2.0
[2
≤ WS ≤ 3]
6.0
6.3
2.5
× TC − 4.0
[4
≤ WS ≤ 7]
21.0
16.8
3.5
× TC − 4.0
[WS
≥ 8]
31.0
25.2
115 Address valid to
RD assertion
100 MHz
0.5
× TC − 4.0
1.0
0.2
ns
116 RD assertion pulse
width
100 MHz
(WS + 0.25)
× TC −4.0
8.5
6.4
ns
117 RD deassertion to
address not valid
100 MHz
0.25
× TC − 2.0
[1
≤ WS ≤ 3]
0.5
0.1
ns
1.25
× TC − 2.0
[4
≤ WS ≤ 7]
10.5
8.4
2.25
× TC − 2.0
[WS
≥ 8]
20.5
16.7
118
TA setup before
RD or WR
deassertion4
0.25
× TC + 2.0
4.5
4.1
ns
119 TA hold after RD or
WR deassertion
0
0.0
ns
Notes:
1.
WS is the number of wait states specified in the BCR.
2.
Timings 100, 107 are guaranteed by design, not tested.
3.
All timings for 100 MHz are measured from 0.5
· Vcc to .05 · Vcc
4.
In the case of TA negation: timing 118 is relative to the deassertion edge of RD or WR were TA to
remain active
5.
Timing 110, 111, and 112, are not specified for 100 MHz.
Table 2-8 SRAM Read and Write Accesses 100 and 120 MHz3 (Continued)
No.
Characteristics
Symbol
Expression1
100 MHz
120 MHz
Unit
Min
Max
Min
Max
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com