전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

DSP56362AD 데이터시트(PDF) 63 Page - Motorola, Inc

부품명 DSP56362AD
상세설명  24-Bit Audio Digital Signal Processor
PDF  168 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  MOTOROLA [Motorola, Inc]
홈페이지  http://www.freescale.com
Logo MOTOROLA - Motorola, Inc

DSP56362AD 데이터시트(HTML) 63 Page - Motorola, Inc

Back Button DSP56362AD Datasheet HTML 59Page - Motorola, Inc DSP56362AD Datasheet HTML 60Page - Motorola, Inc DSP56362AD Datasheet HTML 61Page - Motorola, Inc DSP56362AD Datasheet HTML 62Page - Motorola, Inc DSP56362AD Datasheet HTML 63Page - Motorola, Inc DSP56362AD Datasheet HTML 64Page - Motorola, Inc DSP56362AD Datasheet HTML 65Page - Motorola, Inc DSP56362AD Datasheet HTML 66Page - Motorola, Inc DSP56362AD Datasheet HTML 67Page - Motorola, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 63 / 168 page
background image
Specifications
External Memory Expansion Port (Port A)
MOTOROLA
DSP56362 Advance Information
2-25
132 CAS assertion to data valid (read)
tCAC
1.5
× TC − 6.5
12.3
ns
133 Column address valid to data valid
(read)
tAA
2.5
× TC − 6.5
24.8
ns
134 CAS deassertion to data not valid (read
hold time)
tOFF
0.0
ns
135 Last CAS assertion to RAS deassertion
tRSH
1.75
× TC − 4.0
17.9
ns
136 Previous CAS deassertion to RAS
deassertion
tRHCP
3.25
× TC − 4.0
36.6
ns
137 CAS assertion pulse width
tCAS
1.5
× TC − 4.0
14.8
ns
138
Last CAS deassertion to RAS
deassertion5
tCRP
ns
• BRW[1:0] = 00
2.0
× TC − 6.0
19.0
• BRW[1:0] = 01
3.5
× TC − 6.0
37.8
• BRW[1:0] = 10
4.5
× TC − 6.0
50.3
• BRW[1:0] = 11
6.5
× TC − 6.0
75.3
139 CAS deassertion pulse width
tCP
1.25
× TC − 4.0
11.6
ns
140 Column address valid to CAS assertion
tASC
TC − 4.0
8.5
ns
141 CAS assertion to column address not
valid
tCAH
1.75
× TC − 4.0
17.9
ns
142 Last column address valid to RAS
deassertion
tRAL
3
× TC − 4.0
33.5
ns
143 WR deassertion to CAS assertion
tRCS
1.25
× TC − 3.8
11.8
ns
144 CAS deassertion to WR assertion
tRCH
0.5
× TC − 3.7
2.6
ns
145 CAS assertion to WR deassertion
tWCH
1.5
× TC − 4.2
14.6
ns
146 WR assertion pulse width
tWP
2.5
× TC − 4.5
26.8
ns
147 Last WR assertion to RAS deassertion
tRWL
2.75
× TC − 4.3
30.1
ns
148 WR assertion to CAS deassertion
tCWL
2.5
× TC − 4.3
27.0
ns
149 Data valid to CAS assertion (write)
tDS
0.25
× TC − 3.0
0.1
ns
150 CAS assertion to data not valid (write)
tDH
1.75
× TC − 4.0
17.9
ns
151 WR assertion to CAS assertion
tWCS
TC − 4.3
8.2
ns
152 Last RD assertion to RAS deassertion
tROH
2.5
× TC − 4.0
27.3
ns
153 RD assertion to data valid
tGA
1.75
× TC − 6.5
15.4
ns
154 RD deassertion to data not valid6
tGZ
0.0
ns
155 WR assertion to data active
0.75
× TC − 0.3
9.1
ns
Table 2-10 DRAM Page Mode Timings, Two Wait States1, 2, 3, 7 (Continued)
No.
Characteristics
Symbol
Expression
80 MHz
Unit
Min
Max
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com