전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

DSP56362AD 데이터시트(PDF) 72 Page - Motorola, Inc

부품명 DSP56362AD
상세설명  24-Bit Audio Digital Signal Processor
PDF  168 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  MOTOROLA [Motorola, Inc]
홈페이지  http://www.freescale.com
Logo MOTOROLA - Motorola, Inc

DSP56362AD 데이터시트(HTML) 72 Page - Motorola, Inc

Back Button DSP56362AD Datasheet HTML 68Page - Motorola, Inc DSP56362AD Datasheet HTML 69Page - Motorola, Inc DSP56362AD Datasheet HTML 70Page - Motorola, Inc DSP56362AD Datasheet HTML 71Page - Motorola, Inc DSP56362AD Datasheet HTML 72Page - Motorola, Inc DSP56362AD Datasheet HTML 73Page - Motorola, Inc DSP56362AD Datasheet HTML 74Page - Motorola, Inc DSP56362AD Datasheet HTML 75Page - Motorola, Inc DSP56362AD Datasheet HTML 76Page - Motorola, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 72 / 168 page
background image
2-34
DSP56362 Advance Information
MOTOROLA
Specifications
External Memory Expansion Port (Port A)
182 WR assertion pulse width
tWP
4.5
× TC − 4.5
220.5
145.5
ns
183 WR assertion to RAS
deassertion
tRWL
4.75
× TC − 4.3 233.2
154.0
ns
184 WR assertion to CAS
deassertion
tCWL
4.25
× TC − 4.3 208.2
137.4
ns
185 Data valid to CAS
assertion (write)
tDS
2.25
× TC − 4.0 108.5
71.0
ns
186 CAS assertion to data not
valid (write)
tDH
1.75
× TC − 4.0
83.5
54.3
ns
187 RAS assertion to data not
valid (write)
tDHR
3.25
× TC − 4.0 158.5
104.3
ns
188 WR assertion to CAS
assertion
tWCS
3
× TC − 4.3
145.7
95.7
ns
189 CAS assertion to RAS
assertion (refresh)
tCSR
0.5
× TC − 4.0
21.0
12.7
ns
190 RAS deassertion to CAS
assertion (refresh)
tRPC
1.25
× TC − 4.0
58.5
37.7
ns
191 RD assertion to RAS
deassertion
tROH
4.5
× TC − 4.0
221.0
146.0
ns
192 RD assertion to data valid
tGA
4
× TC − 7.5
192.5
125.8
ns
193 RD deassertion to data
not valid3
tGZ
0.0
0.0
ns
194 WR assertion to data
active
0.75
× TC − 0.3
37.2
24.7
ns
195 WR deassertion to data
high impedance
0.25
× TC
12.5
8.3
ns
Notes: 1.
The number of wait states for out of page access is specified in the DCR.
2.
The refresh period is specified in the DCR.
3.
RD deassertion will always occur after CAS deassertion; therefore, the restricted timing is tOFF and
not tGZ.
4.
Reduced DSP clock speed allows use of DRAM out-of-page access with four Wait states. See
Figure 2-16.
Table 2-13 DRAM Out-of-Page and Refresh Timings, Four Wait States1, 2 (Continued)
No.
Characteristics3
Symbol
Expression
20 MHz4
30 MHz4
Unit
Min
Max
Min
Max
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com