전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

STA1295 데이터시트(PDF) 52 Page - STMicroelectronics

부품명 STA1295
상세설명  Accordo5 - Automotive infotainment processors for display audio and cluster applications
PDF  109 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STA1295 데이터시트(HTML) 52 Page - STMicroelectronics

Back Button STA1295 Datasheet HTML 48Page - STMicroelectronics STA1295 Datasheet HTML 49Page - STMicroelectronics STA1295 Datasheet HTML 50Page - STMicroelectronics STA1295 Datasheet HTML 51Page - STMicroelectronics STA1295 Datasheet HTML 52Page - STMicroelectronics STA1295 Datasheet HTML 53Page - STMicroelectronics STA1295 Datasheet HTML 54Page - STMicroelectronics STA1295 Datasheet HTML 55Page - STMicroelectronics STA1295 Datasheet HTML 56Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 52 / 109 page
background image
Package pinouts and signal description
STA1295, STA1275
52/109
DS12586 Rev 5
FSMC_SMADQ_3
GPIO96
E10
I/O
VIO
FSMC. Multiplexed address/data line
3.
FSMC_OEn
GPIO103
E11
O
VIO
FSMC. Output enable signal (active
low).
SQI_SCK
GPIO112
C14
O
VIO
SQI. Clock line.
SQI_SIO0
GPIO111
B14
I/O
VIO
SQI. Data line 0.
SQI_SIO1
GPIO110
B15
I/O
VIO
SQI. Data line 1.
SQI_SIO2
GPIO109
C12
I/O
VIO
SQI. Data line 2.
SQI_SIO3
GPIO108
E13
I/O
VIO
SQI. Data line 3.
FSMC_BUSYn
GPIO102
D11
I
VIO
FSMC Busy.
Busy signal for NAND flash memory
(active low). It needs an external PU.
FSMC_ADVn
GPIO85
AA14
O
VIO
FSMC Address Valid. When low
indicates address valid on SMADQ
bus.
FSMC_WEn
GPIO104
D12
O
VIO
FSMC Write Enable.
For SRAM/NOR-Flash and NAND-
Flash (active low).
DDR_DQ31
—
Y8
I/O
DDR_VIO Data line 31
DDR_DQ30
—
AA8
I/O
DDR_VIO Data line 30
DDR_DQ29
—
W7
I/O
DDR_VIO Data line 29
DDR_DQ28
—
AB8
I/O
DDR_VIO Data line 28
DDR_DQ27
—
W6
I/O
DDR_VIO Data line 27
DDR_DQ26
—
Y6
I/O
DDR_VIO Data line 26
DDR_DQ25
—
AA6
I/O
DDR_VIO Data line 25
DDR_DQ24
—
AB6
I/O
DDR_VIO Data line 24
DDR_DQ23
—
Y11
I/O
DDR_VIO Data line 23
DDR_DQ22
—
AA11
I/O
DDR_VIO Data line 22
DDR_DQ21
—
AB11
I/O
DDR_VIO Data line 21
DDR_DQ20
—
W10
I/O
DDR_VIO Data line 20
DDR_DQ19
—
W9
I/O
DDR_VIO Data line 19
DDR_DQ18
—
Y9
I/O
DDR_VIO Data line 18
DDR_DQ17
—
AA9
I/O
DDR_VIO Data line 17
DDR_DQ16
—
AB9
I/O
DDR_VIO Data line 16
DDR_DQ15
—
L3
I/O
DDR_VIO Data line 15
DDR_DQ14
—
L4
I/O
DDR_VIO Data line 14
DDR_DQ13
—
L5
I/O
DDR_VIO Data line 13
Table 26. Memory signals (continued)
Name
GPIOs
BALLs DIR
Power
domain
Description



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com