전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

STA1295 데이터시트(PDF) 96 Page - STMicroelectronics

부품명 STA1295
상세설명  Accordo5 - Automotive infotainment processors for display audio and cluster applications
PDF  109 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STA1295 데이터시트(HTML) 96 Page - STMicroelectronics

Back Button STA1295 Datasheet HTML 92Page - STMicroelectronics STA1295 Datasheet HTML 93Page - STMicroelectronics STA1295 Datasheet HTML 94Page - STMicroelectronics STA1295 Datasheet HTML 95Page - STMicroelectronics STA1295 Datasheet HTML 96Page - STMicroelectronics STA1295 Datasheet HTML 97Page - STMicroelectronics STA1295 Datasheet HTML 98Page - STMicroelectronics STA1295 Datasheet HTML 99Page - STMicroelectronics STA1295 Datasheet HTML 100Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 96 / 109 page
background image
Electrical characteristics
STA1295, STA1275
96/109
DS12586 Rev 5
Launching and capturing clock edges are as per standard. This means: in Default Speed
mode, launching occurs on falling clock edges and capturing occurs on rising clock edges.
In High Speed mode and SDR50 mode, launching and capturing both occur on rising clock
edges.
Timings are provided taking the active edge at SoC side as reference.
Table 55. Normal Speed (JEDEC); Default Speed (SD); UHS- I SDR12 (SD)
Type
Symbol
Min Max Unit Load
Notes
Clock
CLK freq
—
26
MHz 25 pF
IP can run up to 26 MHz. For SD modes, setting
of 24 MHz is recommended to meet typical
external component limitations (25 MHz).
CLK period
38.4
—
ns
25 pF
—
CLK duty cycle
40
60
%
—
Input
TIS
3
—
ns
—
7 ns in case internal clocking mode is used (no
feedback clock).
TIH
1
—
ns
—
—
Output Todly
0
5.5
ns
25 pF
Output hold time is taken care of by capturing
on opposite clock edge.
Table 56. High Speed SDR (JEDEC); High Speed (SD); UHS- I SDR25 (SD)
Type
Symbol
Min Max Unit Load
Notes
Clock
CLK freq
—
52
MHz 25 pF
IP can run up to 52 MHz. For SD modes, setting
of 48 MHz is recommended to meet typical
external component limitations (50 MHz).
CLK period
19.2
—
ns
25 pF
—
CLK duty cycle
40
60
%
—
Input
TIS
2
—
ns
—
TIH
1
—
ns
—
Output Todly
1
5.5
ns
25 pF
Table 57. HS200 (JEDEC); UHS- I UHS50: SDR50 (SD)
Type
Symbol
Min Max Unit Load
Notes
Clock
CLK freq
—
104 MHz 25 pF
IP can run up to 104 MHz. Setting of 96 MHz is
recommended to meet typical external
component limitations (100 MHz).
CLK period
9.6
—
ns
25 pF
—
CLK duty cycle
40
60
%
—
Input
TIS
2
—
ns
—
TIH
1
—
ns
—
Output Todly
1
5.2
ns
25 pF



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com