| 전자부품 데이터시트 검색엔진 |
|
STA1295 데이터시트(PDF) 8 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STA1295 데이터시트(HTML) 8 Page - STMicroelectronics |
|
8 / 109 page ![]() System description STA1295, STA1275 8/109 DS12586 Rev 5 2.3 SD/MMC STA1275 and STA1295 are equipped with 3 SDMMC controllers which allow interfacing to either mass storage devices, or to WiFi modems. Two interfaces (SD/MMC1 and 2) implement the following specification: • eMMC - MultiMedia Card 4.4 – 26/52 MHz – 1, 4, 8 bit of data • SD/SDIO 3.0 – 4 bit interface – SDSC/SDHC/SDXC limited to 50 MHz SDR frequency Both interfaces can be used in conjunction with DMA to efficiently implement data transfer with minimal CPU load for handling interrupts. A third controller (SD/MMCM0) with dedicated DMA engine implementing: • eMMC - MultiMedia Card 4.51 – 26/52 MHz – 1, 4, 8 bit of data • SD/SDIO 3.0 – 4 bit interface – SDSC/SDHC/SDXC up to SDR50 2.4 USB STA1275 and STA1295 have two Dual role USB HS controllers, both with embedded PHY, allowing to efficiently connect to mass storage devices, as well as portable devices (phones, pads). Along with USB connectivity, STA1275 and STA1295 fully support USB charger functionality, implementing CDP and SDP profiles from the BC 1.2 specifications. The controller supports HS 480-Mbps using an EHCI Host Controller, as well as FS and LS modes through an integrated OHCI interface. USB controller implements a bootable interface, useful for production flashing, as well as to debug system post production. 2.5 Display controller Display controller works simultaneously on multiple layers (up to 4), allowing an on-the-fly blending composition scheme from multiple frame buffers. Each buffer can have a different color format, and with each buffer user can specify cropping regions (windowing). A typical usage example is for blending a complex HMI rendered with 3D engine, on top of a video frame buffer and a rear-view camera buffer. The controller can handle two symmetric display panels (only in WVGA mode), sharing the same data lane, with two separate frame buffer contents. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |