 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
STA1295 데이터시트(PDF) 101 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STA1295 데이터시트(HTML) 101 Page - STMicroelectronics |
|
|
101 / 109 page  DS12586 Rev 5 101/109 STA1295, STA1275 Electrical characteristics 106 4.14.8 MSP (I2S) interface timing The following tables provide the timings for MSP interface. Opposite edge data capture protocol should be used for both master and slave modes. All timings are given with regards to the active clock edge (capturing edge for input and launching edge for output). Table 69. RGMII mode Type Symbol Min Max Unit Load Notes Clock CLK freq — 50 MHz 10 pF — CLK period 20 — ns 10 pF CLK duty cycle 40 60 % — Input TIS 2 — ns — TIH 2 — ns — Output Todly 2 10 ns 10 pF Table 70. MSP2 - Master Type Symbol Min Max Unit Load Notes Clock CLK freq — 12.5 MHz 25 pF — CLK period 80 — ns 25 pF CLK duty cycle 40 60 % — Input TIS 18 — ns — TIH 0 — ns — Output Todly -0.5 2 ns 25 pF Table 71. MSP0 - Master Type Symbol Min Max Unit Load Notes Clock CLK freq — 12.5 MHz 25 pF — CLK period 80 — ns 25 pF CLK duty cycle 40 60 % — Input TIS 12 — ns — TIH 0 — ns — Output Todly -0.5 2 ns 25 pF |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
