전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

DSP56367 데이터시트(PDF) 3 Page - Freescale Semiconductor, Inc

부품명 DSP56367
상세설명  24-Bit Audio Digital Signal Processor
PDF  100 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  FREESCALE [Freescale Semiconductor, Inc]
홈페이지  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

DSP56367 데이터시트(HTML) 3 Page - Freescale Semiconductor, Inc

  DSP56367 Datasheet HTML 1Page - Freescale Semiconductor, Inc DSP56367 Datasheet HTML 2Page - Freescale Semiconductor, Inc DSP56367 Datasheet HTML 3Page - Freescale Semiconductor, Inc DSP56367 Datasheet HTML 4Page - Freescale Semiconductor, Inc DSP56367 Datasheet HTML 5Page - Freescale Semiconductor, Inc DSP56367 Datasheet HTML 6Page - Freescale Semiconductor, Inc DSP56367 Datasheet HTML 7Page - Freescale Semiconductor, Inc DSP56367 Datasheet HTML 8Page - Freescale Semiconductor, Inc DSP56367 Datasheet HTML 9Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 100 page
background image
Overview
DSP56367 Technical Data, Rev. 2.1
Freescale Semiconductor
1-3
1.1
Features
Core features are described fully in the DSP56300 Family Manual.
1.2
DSP56300 modular chassis
150 Million Instructions Per Second (MIPS) with a 150 MHz clock at internal logic supply
(QVCCL) of 1.8V.
100 Million Instructions Per Second (MIPS) with a 100 MHz clock at internal logic supply
(QVCCL) of 1.5V.
Object Code Compatible with the 56K core.
Data ALU with a 24
× 24 bit multiplier-accumulator and a 56-bit barrel shifter. 16-bit arithmetic
support.
Program Control with position independent code support and instruction cache support.
Six-channel DMA controller.
PLL based clocking with a wide range of frequency multiplications (1 to 4096), predivider factors
(1 to 16) and power saving clock divider (2i: i=0 to 7). Reduces clock noise.
Internal address tracing support and OnCE
™ for Hardware/Software debugging.
JTAG port.
Very low-power CMOS design, fully static design with operating frequencies down to DC.
STOP and WAIT low-power standby modes.
1.3
On-chip Memory Configuration
•7K
× 24 Bit Y-Data RAM and 8K × 24 Bit Y-Data ROM.
13K
× 24 Bit X-Data RAM and 32K × 24 Bit X-Data ROM.
40K
× 24 Bit Program ROM.
•3K
× 24 Bit Program RAM and 192x24 Bit Bootstrap ROM. 1K of Program RAM may be used as
Instruction Cache or for Program ROM patching.
•2K
× 24 Bit from Y Data RAM and 5K × 24 Bit from X Data RAM can be switched to Program
RAM resulting in up to 10K
× 24 Bit of Program RAM.
1.4
Off-chip memory expansion
External Memory Expansion Port.
Off-chip expansion up to two 16M x 24-bit word of Data memory.
Off-chip expansion up to 16M x 24-bit word of Program memory.
Simultaneous glueless interface to SRAM and DRAM.
1.5
Peripheral modules
Serial Audio Interface (ESAI): up to 4 receivers and up to 6 transmitters, master or slave. I2S, Sony,
AC97, network and other programmable protocols.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com