전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

DSP56367 데이터시트(PDF) 68 Page - Freescale Semiconductor, Inc

부품명 DSP56367
상세설명  24-Bit Audio Digital Signal Processor
PDF  100 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  FREESCALE [Freescale Semiconductor, Inc]
홈페이지  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

DSP56367 데이터시트(HTML) 68 Page - Freescale Semiconductor, Inc

Back Button DSP56367 Datasheet HTML 64Page - Freescale Semiconductor, Inc DSP56367 Datasheet HTML 65Page - Freescale Semiconductor, Inc DSP56367 Datasheet HTML 66Page - Freescale Semiconductor, Inc DSP56367 Datasheet HTML 67Page - Freescale Semiconductor, Inc DSP56367 Datasheet HTML 68Page - Freescale Semiconductor, Inc DSP56367 Datasheet HTML 69Page - Freescale Semiconductor, Inc DSP56367 Datasheet HTML 70Page - Freescale Semiconductor, Inc DSP56367 Datasheet HTML 71Page - Freescale Semiconductor, Inc DSP56367 Datasheet HTML 72Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 68 / 100 page
background image
Serial Host Interface (SHI) I2C Protocol Timing
DSP56367 Technical Data, Rev. 2.1
3-44
Freescale Semiconductor
3.13.1
Programming the Serial Clock
The programmed serial clock cycle, TI2CCP, is specified by the value of the HDM[7:0] and HRS bits of the
HCKR (SHI clock control register).
The expression for TI2CCP is
where
HRS is the prescaler rate select bit. When HRS is cleared, the fixed divide-by-eight prescaler is
operational. When HRS is set, the prescaler is bypassed.
HDM[7:0] are the divider modulus select bits. A divide ratio from 1 to 256
(HDM[7:0] = $00 to $FF) may be selected.
In I2C mode, the user may select a value for the programmed serial clock cycle from
to
The programmed serial clock cycle (TI2CCP), SCL rise time (TR), and the filters selected should be chosen
in order to achieve the desired SCL serial clock cycle (TSCL), as shown in Table 3-18.
EXAMPLE:
For DSP clock frequency of 100 MHz (i.e. TC = 10ns), operating in a standard mode I
2C environment
(FSCL = 100 kHz (i.e. TSCL = 10µs), TR = 1000ns), with wide filters enabled:
Choosing HRS = 0 gives
Thus the HDM[7:0] value should be programmed to $36 (=54).
The resulting TI2CCP will be:
Table 3-18 SCL Serial Clock Cycle (TSCL) Generated as Master
Filters bypassed
TI2CCP + 2.5 × TC + 45ns + TR
Narrow filters enabled
TI2CCP + 2.5 × TC + 135ns + TR
Wide filters enabled
TI2CCP + 2.5 × TC + 223ns + TR
T
I
2
CCP
T
C
2
×
H
( DM 7 0
:
[] 1 )
7
(
×
1
(
HRS
) 1 )
+
×
+
×
[]
=
6T
C if HDM 7 0
:
[]
02 and HRS
$
1
==
()
×
4096
T
C if HDM 7 0
:
[]
FF and HRS
$
0
==
()
×
T
I
2
CCP
10
µs 2.5 10ns
×
223ns
1000ns
8752ns
=
=
HDM 7 0
:
[]
8752ns
() 2
(
10ns
×
8
) 1 53.7
=
×
=
T
I
2
CCP
T
C
2
×
H
( DM 7 0
:
[] 1 )
71
(
×
0
) 1
+
()
×
+
×
[]
=
T
I
2
CCP
10ns
2
×
54
(
1
)
7
(
×
1
(
0
) 1 )
+
×
+
×
[]
=
T
I
2
CCP
10
[ ns 2
×
54
×
8
] 8640ns
=
×
=



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com