 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
DSP56367 데이터시트(PDF) 40 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
DSP56367 데이터시트(HTML) 40 Page - Freescale Semiconductor, Inc |
|
|
40 / 100 page  External Memory Expansion Port (Port A) DSP56367 Technical Data, Rev. 2.1 3-16 Freescale Semiconductor Table 3-9 DRAM Page Mode Timings, Three Wait States1, 2, 3 No. Characteristics Symbol Expression4 100 MHz Unit Min Max 131 Page mode cycle time for two consecutive accesses of the same direction Page mode cycle time for mixed (read and write) accesses tPC 2 × TC 1.25 × TC 20.0 12.5 — — ns 132 CAS assertion to data valid (read) tCAC 2 × TC − 7.0 — 13.0 ns 133 Column address valid to data valid (read) tAA 3 × TC − 7.0 — 23.0 ns 134 CAS deassertion to data not valid (read hold time) tOFF 0.0 — ns 135 Last CAS assertion to RAS deassertion tRSH 2.5 × TC − 4.0 21.0 — ns 136 Previous CAS deassertion to RAS deassertion tRHCP 4.5 × TC − 4.0 41.0 — ns 137 CAS assertion pulse width tCAS 2 × TC − 4.0 16.0 — ns 138 Last CAS deassertion to RAS assertion5 • BRW[1:0] = 00, 01— not applicable • BRW[1:0] = 10 • BRW[1:0] = 11 tCRP 4.75 × TC − 6.0 6.75 × TC − 6.0 41.5 61.5 — — ns 139 CAS deassertion pulse width tCP 1.5 × TC − 4.0 11.0 — ns 140 Column address valid to CAS assertion tASC TC − 4.0 6.0 — ns 141 CAS assertion to column address not valid tCAH 2.5 × TC − 4.0 21.0 — ns 142 Last column address valid to RAS deassertion tRAL 4 × TC − 4.0 36.0 — ns 143 WR deassertion to CAS assertion tRCS 1.25 × TC − 4.0 8.5 — ns 144 CAS deassertion to WR assertion tRCH 0.75 × TC − 4.0 3.5 — ns 145 CAS assertion to WR deassertion tWCH 2.25 × TC − 4.2 18.3 — ns 146 WR assertion pulse width tWP 3.5 × TC − 4.5 30.5 — ns 147 Last WR assertion to RAS deassertion tRWL 3.75 × TC − 4.3 33.2 — ns 148 WR assertion to CAS deassertion tCWL 3.25 × TC − 4.3 28.2 — ns 149 Data valid to CAS assertion (write) tDS 0.5 × TC − 4.0 1.0 — ns 150 CAS assertion to data not valid (write) tDH 2.5 × TC − 4.0 21.0 — ns 151 WR assertion to CAS assertion tWCS 1.25 × TC − 4.3 8.2 — ns 152 Last RD assertion to RAS deassertion tROH 3.5 × TC − 4.0 31.0 — ns |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
