DSP56367 datasheet(89/100 Pages) FREESCALE

89 / 100 page

Power Consumption Considerations

DSP56367 Technical Data, Rev. 2.1

Freescale Semiconductor

5-3

•

Consider all device loads as well as parasitic capacitance due to PCB traces when calculating

capacitance. This is especially critical in systems with higher capacitive loads that could create

higher transient currents in the VCC and GND circuits.

•

All inputs must be terminated (i.e., not allowed to float) using CMOS levels, except for the three

pins with internal pull-up resistors (TMS, TDI, TCK).

•

Take special care to minimize noise levels on the VCCP and GNDP pins.

•

If multiple DSP56367 devices are on the same board, check for cross-talk or excessive spikes on

the supplies due to synchronous operation of the devices.

•

RESET must be asserted when the chip is powered up. A stable EXTAL signal must be supplied

before deassertion of RESET.

•

At power-up, ensure that the voltage difference between the 3.3 V tolerant pins and the chip VCC

never exceeds a TBD voltage.

5.3

Power Consumption Considerations

Power dissipation is a key issue in portable DSP applications. Some of the factors which affect current

consumption are described in this section. Most of the current consumed by CMOS devices is alternating

current (ac), which is charging and discharging the capacitances of the pins and internal nodes.

Current consumption is described by the following formula:

where:

= node/pin capacitance

= voltage swing

= frequency of node/pin toggle

The maximum internal current (ICCImax) value reflects the typical possible switching of the internal buses

on best-case operation conditions, which is not necessarily a real application case. The typical internal

current (ICCItyp) value reflects the average switching of the internal buses on typical operating conditions.

For applications that require very low current consumption, do the following:

•

Set the EBD bit when not accessing external memory.

•

Minimize external memory accesses and use internal memory accesses.

•

Minimize the number of pins that are switching.

•

Minimize the capacitive load on the pins.

•

Connect the unused inputs to pull-up or pull-down resistors.

•

Disable unused peripherals.

Example 1. Power Consumption

For a Port A address pin loaded with 50 pF capacitance, operating at 3.3 V, and with a 100 MHz clock,

toggling at its maximum possible rate (50 MHz), the current consumption is

I50

–

3.3

8.25mA

DSP56367 데이터시트(PDF) 89 Page - Freescale Semiconductor, Inc

DSP56367 데이터시트(HTML) 89 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100

데이터시트 다운로드

링크 URL