| 전자부품 데이터시트 검색엔진 |
|
DSP56367 데이터시트(PDF) 31 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
DSP56367 데이터시트(HTML) 31 Page - Freescale Semiconductor, Inc |
|
31 / 100 page ![]() Reset, Stop, Mode Select, and Interrupt Timing DSP56367 Technical Data, Rev. 2.1 Freescale Semiconductor 3-7 3.9 Reset, Stop, Mode Select, and Interrupt Timing Table 3-7 Reset, Stop, Mode Select, and Interrupt Timing1 No. Characteristics Expression Min Max Unit 8 Delay from RESET assertion to all pins at reset value2 — — 26.0 ns 9 Required RESET duration3 • Power on, external clock generator, PLL disabled • Power on, external clock generator, PLL enabled • Power on, Internal oscillator • During STOP, XTAL disabled • During STOP, XTAL enabled • During normal operation 50 × ETC 1000 × ETC 75000 × ETC 75000 × ETC 2.5 × TC 2.5 × TC 333.4 6.7 500 500 16.7 16.7 — — — — — — ns µs µs µs ns ns 10 Delay from asynchronous RESET deassertion to first external address output (internal reset deassertion)4 •Minimum •Maximum 3.25 × TC + 2.0 20.25 × TC + 10 23.7 — — 145.0 ns 11 Syn reset setup time from RESET •Maximum TC —6.7 ns 12 Syn reset deassert delay time •Minimum •Maximum 3.25 × TC + 1.0 20.25 × TC + 5.0 22.7 — — 140.0 ns 13 Mode select setup time 30.0 — ns 14 Mode select hold time 0.0 — ns 15 Minimum edge-triggered interrupt request assertion width 4.4 — ns 16 Minimum edge-triggered interrupt request deassertion width 4.4 — ns 17 Delay from IRQA, IRQB, IRQC, IRQD, NMI assertion to external memory access address out valid • Caused by first interrupt instruction fetch • Caused by first interrupt instruction execution 4.25 × TC + 2.0 7.25 × TC + 2.0 30.3 50.3 — — ns 18 Delay from IRQA, IRQB, IRQC, IRQD, NMI assertion to general-purpose transfer output valid caused by first interrupt instruction execution 10 × TC + 5.0 71.7 — ns 19 Delay from address output valid caused by first interrupt instruction execute to interrupt request deassertion for level sensitive fast interrupts5, 6, 7 (WS + 3.75) × TC – 10.94 — Note 8 ns 20 Delay from RD assertion to interrupt request deassertion for level sensitive fast interrupts5, 6, 7 (WS + 3.25) × TC – 10.94 — Note 8 ns |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |