전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

DSP56367 데이터시트(PDF) 32 Page - Freescale Semiconductor, Inc

부품명 DSP56367
상세설명  24-Bit Audio Digital Signal Processor
PDF  100 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  FREESCALE [Freescale Semiconductor, Inc]
홈페이지  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

DSP56367 데이터시트(HTML) 32 Page - Freescale Semiconductor, Inc

Back Button DSP56367 Datasheet HTML 28Page - Freescale Semiconductor, Inc DSP56367 Datasheet HTML 29Page - Freescale Semiconductor, Inc DSP56367 Datasheet HTML 30Page - Freescale Semiconductor, Inc DSP56367 Datasheet HTML 31Page - Freescale Semiconductor, Inc DSP56367 Datasheet HTML 32Page - Freescale Semiconductor, Inc DSP56367 Datasheet HTML 33Page - Freescale Semiconductor, Inc DSP56367 Datasheet HTML 34Page - Freescale Semiconductor, Inc DSP56367 Datasheet HTML 35Page - Freescale Semiconductor, Inc DSP56367 Datasheet HTML 36Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 32 / 100 page
background image
Reset, Stop, Mode Select, and Interrupt Timing
DSP56367 Technical Data, Rev. 2.1
3-8
Freescale Semiconductor
21
Delay from WR assertion to interrupt request deassertion for
level sensitive fast interrupts5, 6, 7
• DRAM for all WS
•SRAM WS = 1
• SRAM WS = 2, 3
•SRAM WS
≥ 4
(WS + 3.5)
× TC – 10.94
N/A
1.75
× TC – 4.0
2.75
× TC – 4.0
Note 8
Note 8
Note 8
Note 8
ns
22
Synchronous int setup time from IRQs NMI assertion to the
CLKOUT trans.
0.6
× TC – 0.1
3.9
ns
23
Synch. int delay time from the CLKOUT trans2 to the first
external address out valid caused by first inst fetch
•Minimum
•Maximum
9.25
× TC + 1.0
24.75
× TC + 5.0
62.7
170.0
ns
24
Duration for IRQA assertion to recover from Stop state
0.6
× TC − 0.1
3.9
ns
25
Delay from IRQA assertion to fetch of first instruction (when
exiting Stop)2, 8
• PLL is not active during Stop (PCTL Bit 17 = 0) and Stop
delay is enabled (OMR Bit 6 = 0)
• PLL is not active during Stop (PCTL Bit 17 = 0) and Stop
delay is not enabled (OMR Bit 6 = 1)
• PLL is active during Stop (PCTL Bit 17 = 1) (Implies No
Stop Delay)
PLC
× ETC × PDF + (128 K
− PLC/2) × TC
PLC
× ETC × PDF + (23.75
+/- 0.5)
× TC
(8.25
± 0.5) × TC
51.7
58.3
ms
ms
ns
26
Duration of level sensitive IRQA assertion to ensure interrupt
service (when exiting Stop)2, 8
• PLL is not active during Stop (PCTL Bit 17 = 0) and Stop
delay is enabled (OMR Bit 6 = 0)
• PLL is not active during Stop (PCTL Bit 17 = 0) and Stop
delay is not enabled (OMR Bit 6 = 1)
• PLL is active during Stop (PCTL Bit 17 = 1) (implies no
Stop delay)
PLC
× ETC × PDF + (128 K
− PLC/2) × TC
PLC
× ETC × PDF + (20.5
+/- 0.5)
× TC
5.5
× TC
36.7
ms
ms
ns
27
Interrupt Requests Rate
• HDI08, ESAI, ESAI_1, SHI, DAX, Timer
•DMA
•IRQ, NMI (edge trigger)
•IRQ (level trigger)
12TC
8TC
8TC
12TC
80.0
53.0
53.0
80.0
ns
Table 3-7 Reset, Stop, Mode Select, and Interrupt Timing1 (continued)
No.
Characteristics
Expression
Min
Max
Unit



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com