전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

DSP56367 데이터시트(PDF) 62 Page - Freescale Semiconductor, Inc

부품명 DSP56367
상세설명  24-Bit Audio Digital Signal Processor
PDF  100 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  FREESCALE [Freescale Semiconductor, Inc]
홈페이지  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

DSP56367 데이터시트(HTML) 62 Page - Freescale Semiconductor, Inc

Back Button DSP56367 Datasheet HTML 58Page - Freescale Semiconductor, Inc DSP56367 Datasheet HTML 59Page - Freescale Semiconductor, Inc DSP56367 Datasheet HTML 60Page - Freescale Semiconductor, Inc DSP56367 Datasheet HTML 61Page - Freescale Semiconductor, Inc DSP56367 Datasheet HTML 62Page - Freescale Semiconductor, Inc DSP56367 Datasheet HTML 63Page - Freescale Semiconductor, Inc DSP56367 Datasheet HTML 64Page - Freescale Semiconductor, Inc DSP56367 Datasheet HTML 65Page - Freescale Semiconductor, Inc DSP56367 Datasheet HTML 66Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 62 / 100 page
background image
Serial Host Interface SPI Protocol Timing
DSP56367 Technical Data, Rev. 2.1
3-38
Freescale Semiconductor
144
Serial clock rise/fall time
Master
Slave
10
2000
ns
146
SS assertion to first SCK edge
CPHA = 0
Slave
Bypassed
Narrow
Wide
3.5
× TC + 15
0
0
38.5
0
0
ns
CPHA = 1
Slave
Bypassed
Narrow
Wide
10
0
0
10
0
0
ns
147
Last SCK edge to SS not asserted
Slave
Bypassed
Narrow
Wide
12
102
189
12
102
189
ns
148
Data input valid to SCK edge (data input
set-up time)
Master/
Slave
Bypassed
Narrow
Wide
0
MAX{(20-TC), 0}
MAX{(40-TC), 0}
0
13.3
33.3
ns
149
SCK last sampling edge to data input not
valid
Master/
Slave
Bypassed
Narrow
Wide
2.5
× TC + 10
2.5
× TC + 30
2.5
× TC + 50
26.8
46.8
66.8
ns
150
SS assertion to data out active
Slave
2
2
ns
151
SS deassertion to data high impedance3
Slave
9
9
ns
152
SCK edge to data out valid (data out delay
time)
Master/
Slave
Bypassed
Narrow
Wide
2
× TC + 33
2
× TC + 123
2
× TC + 210
46.4
136.4
223.4
ns
153
SCK edge to data out not valid (data out
hold time)
Master/
Slave
Bypassed
Narrow
Wide
TC + 5
TC + 55
TC + 106
11.7
61.7
112.7
ns
154
SS assertion to data out valid (CPHA = 0)
Slave
TC + 33
39.7
ns
157
First SCK sampling edge to HREQ output
deassertion
Slave
Bypassed
Narrow
Wide
2.5
× TC + 30
2.5
× TC + 120
2.5
× TC + 217
46.8
136.8
233.8
ns
158
Last SCK sampling edge to HREQ output
not deasserted (CPHA = 1)
Slave
Bypassed
Narrow
Wide
2.5
× TC + 30
2.5
× TC + 80
2.5
× TC + 136
46.8
96.8
152.8
ns
159
SS deassertion to HREQ output not
deasserted (CPHA = 0)
Slave
2.5
× TC + 30
46.8
ns
Table 3-16 Serial Host Interface SPI Protocol Timing (continued)
No.
Characteristics1
Mode
Filter
Mode
Expression2
Min
Max
Unit



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com