전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

DSP56367 데이터시트(PDF) 50 Page - Freescale Semiconductor, Inc

부품명 DSP56367
상세설명  24-Bit Audio Digital Signal Processor
PDF  100 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  FREESCALE [Freescale Semiconductor, Inc]
홈페이지  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

DSP56367 데이터시트(HTML) 50 Page - Freescale Semiconductor, Inc

Back Button DSP56367 Datasheet HTML 46Page - Freescale Semiconductor, Inc DSP56367 Datasheet HTML 47Page - Freescale Semiconductor, Inc DSP56367 Datasheet HTML 48Page - Freescale Semiconductor, Inc DSP56367 Datasheet HTML 49Page - Freescale Semiconductor, Inc DSP56367 Datasheet HTML 50Page - Freescale Semiconductor, Inc DSP56367 Datasheet HTML 51Page - Freescale Semiconductor, Inc DSP56367 Datasheet HTML 52Page - Freescale Semiconductor, Inc DSP56367 Datasheet HTML 53Page - Freescale Semiconductor, Inc DSP56367 Datasheet HTML 54Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 50 / 100 page
background image
External Memory Expansion Port (Port A)
DSP56367 Technical Data, Rev. 2.1
3-26
Freescale Semiconductor
183
WR assertion to RAS deassertion
tRWL
15.75
× TC − 4.3
153.2
ns
184
WR assertion to CAS deassertion
tCWL
14.25
× TC − 4.3
138.2
ns
185
Data valid to CAS assertion (write)
tDS
8.75
× TC − 4.0
83.5
ns
186
CAS assertion to data not valid (write)
tDH
6.25
× TC − 4.0
58.5
ns
187
RAS assertion to data not valid (write)
tDHR
9.75
× TC − 4.0
93.5
ns
188
WR assertion to CAS assertion
tWCS
9.5
× TC − 4.3
90.7
ns
189
CAS assertion to RAS assertion (refresh)
tCSR
1.5
× TC − 4.0
11.0
ns
190
RAS deassertion to CAS assertion (refresh)
tRPC
4.75
× TC − 4.0
43.5
ns
191
RD assertion to RAS deassertion
tROH
15.5
× TC − 4.0
151.0
ns
192
RD assertion to data valid
tGA
14
× TC − 5.7
134.3
ns
193
RD deassertion to data not valid5
tGZ
0.0
ns
194
WR assertion to data active
0.75
× TC – 1.5
6.0
ns
195
WR deassertion to data high impedance
0.25
× TC
—2.5
ns
1 The number of wait states for an out-of-page access is specified in the DCR.
2 The refresh period is specified in the DCR.
3 An expression is used to compute the maximum or minimum value listed (or both if the expression includes ±).
4 Either t
RCH or tRRH must be satisfied for read cycles.
5 RD deassertion always occurs after CAS deassertion; therefore, the restricted timing is t
OFF and not tGZ.
Table 3-13 DRAM Out-of-Page and Refresh Timings, Fifteen Wait States1, 2 (continued)
No.
Characteristics
Symbol
Expression3
100 MHz
Unit
Min
Max



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com