전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

DSP56367 데이터시트(PDF) 54 Page - Freescale Semiconductor, Inc

부품명 DSP56367
상세설명  24-Bit Audio Digital Signal Processor
PDF  100 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  FREESCALE [Freescale Semiconductor, Inc]
홈페이지  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

DSP56367 데이터시트(HTML) 54 Page - Freescale Semiconductor, Inc

Back Button DSP56367 Datasheet HTML 50Page - Freescale Semiconductor, Inc DSP56367 Datasheet HTML 51Page - Freescale Semiconductor, Inc DSP56367 Datasheet HTML 52Page - Freescale Semiconductor, Inc DSP56367 Datasheet HTML 53Page - Freescale Semiconductor, Inc DSP56367 Datasheet HTML 54Page - Freescale Semiconductor, Inc DSP56367 Datasheet HTML 55Page - Freescale Semiconductor, Inc DSP56367 Datasheet HTML 56Page - Freescale Semiconductor, Inc DSP56367 Datasheet HTML 57Page - Freescale Semiconductor, Inc DSP56367 Datasheet HTML 58Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 54 / 100 page
background image
External Memory Expansion Port (Port A)
DSP56367 Technical Data, Rev. 2.1
3-30
Freescale Semiconductor
Figure 3-18 Asynchronous Bus Arbitration Timing
Figure 3-19 Asynchronous Bus Arbitration Timing
3.10.4
Background explanation for Asynchronous Bus Arbitration:
The asynchronous bus arbitration is enabled by internal synchronization circuits on BG and BB inputs.
These synchronization circuits add delay from the external signal until it is exposed to internal logic. As a
result of this delay, a 56300 part may assume mastership and assert BB for some time after BG is negated.
This is the reason for timing 250.
Once BB is asserted, there is a synchronization delay from BB assertion to the time this assertion is
exposed to other 56300 components which are potential masters on the same bus. If BG input is asserted
before that time, a situation of BG asserted, and BB negated, may cause another 56300 component to
assume mastership at the same time. Therefore some non-overlap period between one BG input active to
another BG input active is required. Timing 251 ensures that such a situation is avoided.
BG1
BB
250
251
BG2
BG1
BG2
250+251



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com