전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

DSP56367 데이터시트(PDF) 67 Page - Freescale Semiconductor, Inc

부품명 DSP56367
상세설명  24-Bit Audio Digital Signal Processor
PDF  100 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  FREESCALE [Freescale Semiconductor, Inc]
홈페이지  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

DSP56367 데이터시트(HTML) 67 Page - Freescale Semiconductor, Inc

Back Button DSP56367 Datasheet HTML 63Page - Freescale Semiconductor, Inc DSP56367 Datasheet HTML 64Page - Freescale Semiconductor, Inc DSP56367 Datasheet HTML 65Page - Freescale Semiconductor, Inc DSP56367 Datasheet HTML 66Page - Freescale Semiconductor, Inc DSP56367 Datasheet HTML 67Page - Freescale Semiconductor, Inc DSP56367 Datasheet HTML 68Page - Freescale Semiconductor, Inc DSP56367 Datasheet HTML 69Page - Freescale Semiconductor, Inc DSP56367 Datasheet HTML 70Page - Freescale Semiconductor, Inc DSP56367 Datasheet HTML 71Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 67 / 100 page
background image
Serial Host Interface (SHI) I2C Protocol Timing
DSP56367 Technical Data, Rev. 2.1
Freescale Semiconductor
3-43
175 SCL low period
TLOW
4.7
1.3
µs
176 SCL high period
THIGH
4.0
1.3
µs
177 SCL and SDA rise time
TR
1000
20 + 0.1
× C
b
300
ns
178 SCL and SDA fall time
TF
300
20 + 0.1
× C
b
300
ns
179 Data set-up time
TSU;DAT
250
100
ns
180 Data hold time
THD;DAT
0.0
0.0
0.9
µs
181 DSP clock frequency
• Filters bypassed
• Narrow filters enabled
• Wide filters enabled
FDSP
10.6
11.8
13.1
28.5
39.7
61.0
MHz
182 SCL low to data out valid
TVD;DAT
3.4
0.9
µs
183 Stop condition setup time
TSU;STO
4.0
0.6
µs
184 HREQ in deassertion to last SCL edge (HREQ in set-up
time)
tSU;RQI
0.0
0.0
ns
186 First SCL sampling edge to HREQ output deassertion2
• Filters bypassed
• Narrow filters enabled
• Wide filters enabled
TNG;RQO
2
× T
C + 30
2
× T
C + 120
2
× T
C + 208
50
140
228
50
140
228
ns
187 Last SCL edge to HREQ output not deasserted2
• Filters bypassed
• Narrow filters enabled
• Wide filters enabled
TAS;RQO
2
× T
C + 30
2
× T
C + 80
2
× T
C + 135
50
100
155
50
100
155
ns
188 HREQ in assertion to first SCL edge
• Filters bypassed
• Narrow filters enabled
• Wide filters enabled
TAS;RQI
0.5
× T
I2CCP -
0.5
× T
C - 21
4327
4282
4238
927
882
838
ns
187 First SCL edge to HREQ in not asserted (HREQ in hold
time.)
tHO;RQI
0.0
0.0
ns
1 V
CC = 1.8 V ± 5%; TJ = –40°C to +95°C, CL = 50 pF
2 Pull-up resistor: R
P (min) = 1.5 kOhm
3 Capacitive load: C
b (max) = 400 pF
4 It is recommended to enable the wide filters when operating in the I2C Standard Mode.
5 The timing values are derived from frequencies not exceeding 100 MHz.
6 It is recommended to enable the narrow filters when operating in the I2C Fast Mode.
Table 3-17 SHI I2C Protocol Timing (continued)
Standard I2C
No.
Characteristics1, 2, 3
Symbol/
Expression
Standard4, 5
Fast-Mode5, 6
Unit
Min
Max
Min
Max



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com