68HC05PL4 datasheet(35/98 Pages) FREESCALE

35 / 98 page

April 30, 1998

GENERAL RELEASE SPECIFICATION

MC68HC05PL4

RESETS

REV 2.0

5-3

5.3.1 Power-On Reset (POR)

The internal POR is generated on power-up to allow the clock oscillator to stabi-

lize. The POR is strictly for power turn-on conditions and is not able to detect a

drop in the power supply voltage (brown-out). There is an oscillator stabilization

delay of 4064 internal processor bus clock cycles after the oscillator becomes

active.

The POR will generate the RST signal which will reset the CPU. If any other reset

function is active at the end of the 4096 cycle delay, the RST signal will remain in

the reset condition until the other reset condition(s) end.

POR will not activate the pulldown device on the RESET pin. VDD must drop

below VPOR in order for the internal POR circuit to detect the next rise of VDD.

5.3.2 Computer Operating Properly (COP) Reset

The COP watchdog system consist of a divide by 8 counter with clock source from

the 8-bit Timer (Timer8). Hence, a COP watchdog time-out occurs on the 8th

Timer8 clock pulse. A COP watchdog time-out generates a COP reset to the CPU.

Figure 5-3

shows a block diagram of the COP watchdog logic.

Figure 5-3. COP Watchdog Block Diagram

The COP watchdog is part of a software error detection system and must be

cleared periodically to start a new time-out period. To clear the COP watchdog

and prevent a COP reset, write a logic “1” to the COPC bit in the COP register at

location $1FF0. The COP register, shown in Figure 5-4, is a write-only register

that returns the content of a ROM location when read.

COPC — COP Clear

COPC is a write-only bit. Periodically writing a logic one to COPC prevents the

COP watchdog from resetting the MCU. Reset clears the COPC bit.

1 = Reset COP watchdog timer.

0 = No effect on COP watchdog timer.

BIT 7

BIT 6

BIT 5

BIT 4

BIT 3

BIT 2

BIT 1

BIT 0

COPR

$1FF0 W

COPC

RESET

UUUUUUUU

Figure 5-4. COP Watchdog Register (COPR)

Latch

COPON

From Timer8 Counter

÷ 8 Counter

COP Reset

To Reset Logic

Write “1” to COPC

Logic

From Reset Logic

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

68HC05PL4 데이터시트(PDF) 35 Page - Freescale Semiconductor, Inc

68HC05PL4 데이터시트(HTML) 35 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98

데이터시트 다운로드

링크 URL