전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

68HC05PL4 데이터시트(PDF) 58 Page - Freescale Semiconductor, Inc

부품명 68HC05PL4
상세설명  Industry standard 8-bit M68HC05 CPU core
PDF  98 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  FREESCALE [Freescale Semiconductor, Inc]
홈페이지  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

68HC05PL4 데이터시트(HTML) 58 Page - Freescale Semiconductor, Inc

Back Button 68HC05PL4 Datasheet HTML 54Page - Freescale Semiconductor, Inc 68HC05PL4 Datasheet HTML 55Page - Freescale Semiconductor, Inc 68HC05PL4 Datasheet HTML 56Page - Freescale Semiconductor, Inc 68HC05PL4 Datasheet HTML 57Page - Freescale Semiconductor, Inc 68HC05PL4 Datasheet HTML 58Page - Freescale Semiconductor, Inc 68HC05PL4 Datasheet HTML 59Page - Freescale Semiconductor, Inc 68HC05PL4 Datasheet HTML 60Page - Freescale Semiconductor, Inc 68HC05PL4 Datasheet HTML 61Page - Freescale Semiconductor, Inc 68HC05PL4 Datasheet HTML 62Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 58 / 98 page
background image
GENERAL RELEASE SPECIFICATION
April 30, 1998
16-BIT PROGRAMMABLE TIMER
MC68HC05PL4
9-8
REV 2.0
3. Read the TSR to arm the OCF for clearing.
4. Enable the output compare registers by writing to the OCRL. This also
clears the OCF ag bit in the TSR.
5. Enable interrupts by clearing the I bit in the condition code register.
A software example of this procedure is shown in Table 9-1.
9.5
TIMER CONTROL REGISTER (TCR)
The timer control register shown in Figure 9-10 performs the following functions:
•
Enables input capture interrupts.
•
Enables output compare interrupts.
•
Enables timer over o w interrupts.
•
Con gure the I/O P ort Pin PA2 as input pin for TCAP signal
•
Con gure the I/O P ort Pin PA3 as output pin for TCMP signal
•
Control the active edge polarity of the TCAP signal.
•
Controls the active level of the TCMP output.
Reset clears all the bits in the TCR with the exception of the IEDG bit which is
unaffected.
ICIE - INPUT CAPTURE INTERRUPT ENABLE
This read/write bit enables interrupts caused by an active signal on the PB1/
TCAP pin or from CPF2 ag bit of the analog subsystem v oltage comparator 2.
Reset clears the ICIE bit.
1 = Input capture interrupts enabled.
0 = Input capture interrupts disabled.
Table 9-1. Output Compare Initialization Example
9B
...
...
B7
B6
BF
...
...
9A
16
13
17
SEI
...
...
STA
LDA
STX
...
...
CLI
OCRH
TSR
OCRL
DISABLE INTERRUPTS
.....
.....
INHIBIT OUTPUT COMPARE
ARM OCF FLAG FOR CLEARING
READY FOR NEXT COMPARE, OCF CLEARED
.....
.....
ENABLE INTERRUPTS
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
TCR
R
ICIE
OCIE
TOIE
000
IEDG
OLVL
$0012
W
reset:
000000
U
0
Figure 9-10. Timer Control Register (TCR)
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com