68HC05PL4 datasheet(60/98 Pages) FREESCALE

60 / 98 page

GENERAL RELEASE SPECIFICATION

April 30, 1998

16-BIT PROGRAMMABLE TIMER

MC68HC05PL4

9-10

REV 2.0

TCMPEN - TIMER OUTPUT COMPARE ENABLE

The bit con gures por t pin PA3 for Timer16 output compare function (TCMP).

At power-on-reset, this bit is cleared, PA3 is a standard I/O port pin, TCMP sig-

nal to PA3 is disabled from Timer16.

1 = PA3 pin con gured as TCMP for timer output compare

0 = PA3 pin as standard I/O port pin

9.6

TIMER STATUS REGISTER (TSR)

The timer status register (TSR) shown in Figure 9-12 contains ags f or the follow-

ing events:

•

An active signal on the PA2/TCAP pin transferring the contents of the

timer registers to the input capture registers.

•

A match between the 16-bit counter and the output compare registers,

transferring the OLVL bit to the TCMP.

•

An over o w of the timer registers from $FFFF to $0000.

Writing to any of the bits in the TSR has no effect. Reset does not change the

state of any of the ag bits in the TSR.

ICF - INPUT CAPTURE FLAG

The ICF bit is automatically set when an edge of the selected polarity occurs on

the PA2/TCAP pin. Clear the ICF bit by reading the timer status register with

the ICF set, and then reading the low byte (ICRL, $0015) of the input capture

registers. Resets have no effect on ICF.

OCF - OUTPUT COMPARE FLAG

The OCF bit is automatically set when the value of the timer registers matches

the contents of the output compare registers. Clear the OCF bit by reading the

timer status register with the OCF set, and then accessing the low byte (OCRL,

$0017) of the output compare registers. Resets have no effect on OCF.

TOF - TIMER OVERFLOW FLAG

The TOF bit is automatically set when the 16-bit timer counter rolls over from

$FFFF to $0000. Clear the TOF bit by reading the timer status register with the

TOF set, and then accessing the low byte (TMRL, $0019) of the timer registers.

Resets have no effect on TOF.

BIT 7

BIT 6

BIT 5

BIT 4

BIT 3

BIT 2

BIT 1

BIT 0

TSR

ICF

OCF

TOF

00000

$0013

reset:

00000

U = UNAFFECTED BY RESET

Figure 9-12. Timer Status Registers (TSR)

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

68HC05PL4 데이터시트(PDF) 60 Page - Freescale Semiconductor, Inc

68HC05PL4 데이터시트(HTML) 60 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98

데이터시트 다운로드

링크 URL