68HC05PL4 datasheet(56/98 Pages) FREESCALE

56 / 98 page

GENERAL RELEASE SPECIFICATION

April 30, 1998

16-BIT PROGRAMMABLE TIMER

MC68HC05PL4

9-6

REV 2.0

The result obtained by an input capture will be one count higher than the value of

the free-running timer counter preceding the external transition. This delay is

required for internal synchronization. Resolution is affected by the prescaler,

allowing the free-running timer counter to increment once every four internal clock

cycles (eight oscillator clock cycles).

Reading the ICRH inhibits further captures until the ICRL is also read. Reading

the ICRL after reading the timer status register (TSR) clears the ICF ag bit. does

not inhibit transfer of the free-running counter. There is no con ict betw een read-

ing the ICRL and transfers from the free-running timer counters. The input capture

registers always contain the free-running timer counter value which corresponds

to the most recent input capture.

NOTE

To prevent interrupts from occurring between readings of the ICRH and ICRL, set

the I bit in the condition code register (CCR) before reading ICRH and clear the I

bit after reading ICRL.

9.4

OUTPUT COMPARE REGISTERS

The Output Compare function is a means of generating an output signal when the

16-bit timer counter reaches a selected value as shown in Figure 9-8. Software

writes the selected value into the output compare registers. On every fourth inter-

nal clock cycle (every eight oscillator clock cycle) the output compare circuitry

compares the value of the free-running timer counter to the value written in the

output compare registers. When a match occurs, the timer transfers the output

level (OLVL) from the timer control register (TCR) to the TCMP.

Software can use the output compare register to measure time periods, to gener-

ate timing delays, or to generate a pulse of speci c duration or a pulse train of

speci c frequency and duty cycle on the TCMP.

BIT 7

BIT 6

BIT 5

BIT 4

BIT 3

BIT 2

BIT 1

BIT 0

ICRH

R ICRH7

ICRH6

ICRH5

ICRH4

ICRH3

ICRH2

ICRH1

ICRH0

$0014

reset:

UUUUUUUU

ICRL

R ICRL7

ICRL6

ICRL5

ICRL4

ICRL3

ICRL2

ICRL1

ICRL0

$0015

reset:

UUUUUUUU

U = UNAFFECTED BY RESET

Figure 9-7. Input Capture Registers (ICRH, ICRL)

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

68HC05PL4 데이터시트(PDF) 56 Page - Freescale Semiconductor, Inc

68HC05PL4 데이터시트(HTML) 56 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98

데이터시트 다운로드

링크 URL