전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

68HC05PL4 데이터시트(PDF) 55 Page - Freescale Semiconductor, Inc

부품명 68HC05PL4
상세설명  Industry standard 8-bit M68HC05 CPU core
PDF  98 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  FREESCALE [Freescale Semiconductor, Inc]
홈페이지  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

68HC05PL4 데이터시트(HTML) 55 Page - Freescale Semiconductor, Inc

Back Button 68HC05PL4 Datasheet HTML 51Page - Freescale Semiconductor, Inc 68HC05PL4 Datasheet HTML 52Page - Freescale Semiconductor, Inc 68HC05PL4 Datasheet HTML 53Page - Freescale Semiconductor, Inc 68HC05PL4 Datasheet HTML 54Page - Freescale Semiconductor, Inc 68HC05PL4 Datasheet HTML 55Page - Freescale Semiconductor, Inc 68HC05PL4 Datasheet HTML 56Page - Freescale Semiconductor, Inc 68HC05PL4 Datasheet HTML 57Page - Freescale Semiconductor, Inc 68HC05PL4 Datasheet HTML 58Page - Freescale Semiconductor, Inc 68HC05PL4 Datasheet HTML 59Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 55 / 98 page
background image
April 30, 1998
GENERAL RELEASE SPECIFICATION
MC68HC05PL4
16-BIT PROGRAMMABLE TIMER
REV 2.0
9-5
NOTE
To prevent interrupts from occurring between readings of the ACRH and ACRL,
set the I bit in the condition code register (CCR) before reading ACRH and clear
the I bit after reading ACRL.
9.3
INPUT CAPTURE REGISTERS
The input capture function is a technique whereby an external signal (connected
to PA2/TCAP pin) is used to trigger the 16-bit timer counter. In this way it is possi-
ble to relate the timing of an external signal to the internal counter value, and
hence to elapsed time.
When the input capture circuitry detects an active edge on the selected source, it
latches the contents of the free-running timer counter registers into the input cap-
ture registers as shown in Figure 9-6.
Latching values into the input capture registers at successive edges of the same
polarity measures the period of the selected input signal. Latching the counter val-
ues at successive edges of opposite polarity measures the pulse width of the sig-
nal.
Figure 9-6. Timer Input Capture Block Diagram
The input capture registers are made up of two 8-bit read-only registers (ICRH,
ICRL) as shown in Figure 9-7. The input capture edge detector contains a Schmitt
trigger to improve noise immunity. The edge that triggers the counter transfer is
de ned by the input edge bit (IEDG) in the TCR. Reset does not affect the con-
tents of the input capture registers.
ICRH ($0014)
16-BIT COUNTER
÷ 4
INTERNAL
(XTAL ÷ 2)
TIMER CONTROL REG.
TIMER
REQUEST
INPUT CAPTURE (ICF)
RESET
CLOCK
INTERRUPT
ICRL ($0015)
TIMER STATUS REG.
$0012
$0013
INTERNAL
DATA
READ
ICRH
READ
ICRL
LATCH
BUS
EDGE
SELECT
& DETECT
LOGIC
TCAP
INTERNAL
DATA
BUS
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com