전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

ORSPI4 데이터시트(PDF) 5 Page - Lattice Semiconductor

부품명 ORSPI4
상세설명  Dual SPI4 Interface and High-Speed SERDES FPSC
PDF  263 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  LATTICE [Lattice Semiconductor]
홈페이지  http://www.latticesemi.com
Logo LATTICE - Lattice Semiconductor

ORSPI4 데이터시트(HTML) 5 Page - Lattice Semiconductor

  ORSPI4 Datasheet HTML 1Page - Lattice Semiconductor ORSPI4 Datasheet HTML 2Page - Lattice Semiconductor ORSPI4 Datasheet HTML 3Page - Lattice Semiconductor ORSPI4 Datasheet HTML 4Page - Lattice Semiconductor ORSPI4 Datasheet HTML 5Page - Lattice Semiconductor ORSPI4 Datasheet HTML 6Page - Lattice Semiconductor ORSPI4 Datasheet HTML 7Page - Lattice Semiconductor ORSPI4 Datasheet HTML 8Page - Lattice Semiconductor ORSPI4 Datasheet HTML 9Page - Lattice Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 263 page
background image
Lattice Semiconductor
ORCA ORSPI4 Data Sheet
5
Figure 2. System Model for SPI4 Interface
The details of the interface are specified in the OIF document “Implementation Agreement OIF-SPI4-02.0”
(www.oiforum.com). That specification is based on the system model shown in the previous figure, which, in turn, is
based on the Open System Interconnect (OSI) reference model. In the system model, a “transmit interface” sends
address, start and end of packet signals and error control information from a Link Layer device to a PHY device and
receives flow control (status) information from the PHY device. In the other direction, a “receive interface” at the
Link Layer receives data from a PHY device and sends status information to the PHY device. While this convention
provides a clear framework for defining the system level functions, a clean separation between Link Layer and
Physical Layer functionality is not often seen in actual implementations.
The ORSPI4 FPSC SPI4 blocks implement the basic functions defined in the standard and also implements addi-
tional options, as suggested in the standard, to configure parameters such as maximum burst size, calendar
length, length of training sequence, etc. As required by the specification, the transmit and receive interfaces oper-
ate completely independently.
Receive Link
Layer Device
Physical (PHY)
Layer Device
TSTAT[1:0]
TSCLK
TDCLK
TDAT[15:0]
TCTL
RSTAT[1:0]
RSCLK
RDCLK
RDAT[15:0]
RCTL
PHY Layer in Model
Link Layer in Model
Transmit Link
Layer Device



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com