ORSPI4 datasheet(98/263 Pages) LATTICE

98 / 263 page

Lattice Semiconductor

ORCA ORSPI4 Data Sheet

Figure 43. Far End Loopback

Far End Loopback Setup

The following three step procedure will set up the ORSPI4 into far end loopback mode:

Set up the external connections to the ORSPI4 such that the RDAT, RDCLK, and RCTL SPI-4 ports are all

receiving signals. (If in quarter rate mode, the FPGA-sourced clock reference signal SPI[A,B]_TREFCLK_X8

must be supplied at twice the rate as the applied [A,B]RDCLK SPI-4 port clock.

Conﬁgure the appropriate ORSPI4 register as shown in Table 25. Note that either choice of LVTTL or LVDS for

status buffer is acceptable for far end loopback, although the choice will affect the status port timing. Also note

that bits 6 and 7 (TX_FORCE_DIP4_ERR and RX_FORCE_DIP2_ERR) do not affect the operation of far end

loopback.

Reset the appropriate SPI4 block with control signal FPGA_RESET_S4[A,B].

TDAT[15:0]

TCTL

TDCLK

SPI4 I/F

TDO

TREFCLK

TSI

TSTAT[1:0]

TSCLK

RDAT[15:0]

RCTL

RDCLK

RDI

RSO

RSTAT[1:0]

RSCLK

TDP

128-bit

data+ctl

TSP

DPRAMs

+ associated

logic

Port write

Sequencer

FPGA

RDP

RSP

DPRAMs

+ associated

logic

Port Status

Sequencer

clk

128-bit

data+ctl

clk

Embedded Core

ORSPI4 데이터시트(PDF) 98 Page - Lattice Semiconductor

ORSPI4 데이터시트(HTML) 98 Page - Lattice Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL