전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

ORSPI4 데이터시트(PDF) 51 Page - Lattice Semiconductor

부품명 ORSPI4
상세설명  Dual SPI4 Interface and High-Speed SERDES FPSC
PDF  263 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  LATTICE [Lattice Semiconductor]
홈페이지  http://www.latticesemi.com
Logo LATTICE - Lattice Semiconductor

ORSPI4 데이터시트(HTML) 51 Page - Lattice Semiconductor

Back Button ORSPI4 Datasheet HTML 47Page - Lattice Semiconductor ORSPI4 Datasheet HTML 48Page - Lattice Semiconductor ORSPI4 Datasheet HTML 49Page - Lattice Semiconductor ORSPI4 Datasheet HTML 50Page - Lattice Semiconductor ORSPI4 Datasheet HTML 51Page - Lattice Semiconductor ORSPI4 Datasheet HTML 52Page - Lattice Semiconductor ORSPI4 Datasheet HTML 53Page - Lattice Semiconductor ORSPI4 Datasheet HTML 54Page - Lattice Semiconductor ORSPI4 Datasheet HTML 55Page - Lattice Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 51 / 263 page
background image
Lattice Semiconductor
ORCA ORSPI4 Data Sheet
51
Transmit Data Output (TDO) Logic Block
The Transmit Data Output (TDO) block contains the high-speed serializer, which uses an x8 clock, synthesized by
an internal PLL, to generate the high-speed data from the low-speed 128-bit data. Data is transmitted off-chip
using a 16-bit LVDS data bus TDAT[15:0], a LVDS control bit TCTL and a source synchronous clock TDCLK. The
16-bit data bus and control are DDR signals relative to the TDCLK. The LVDS buffers contained within the TDO are
fully compliant with SPI4 electrical specifications.
The TDO uses the internal embedded core transmit reference clock (TREFCLK) to generate an x4 TDCLK. The
TDCLK and TREFCLK are both derived from the user-provided reference clock. The TREFCLK is used as the sys-
tem clock for the entire Transmit SPI4 interface logic. The TREFCLK is also sent to the FPGA for the customer to
use as a synchronizing signal source if desired.
In order to support 10 Gbits/s throughput, the minimum frequency of TDCLK needs to be 622 Mbits/s (311 MHz
DDR). For applications that require less than 100 - 200 Mbits/s on TDCLK, the PLL in the TDO block can be
bypassed. This allows for operation as low as 100 MHz on the Transmit SPI4 link.
Figure 18. Transmit Calendar and Status Block
Transmit Calendar (TCC) Logic Block
The Transmit Calendar Block (TCC) is responsible for maintaining the transmit main and shadow calendars, provid-
ing port service information to the AMA, integrating transmit status update information into the servicing of ports
according to the SPI4 specification, and providing port service information to the FPGA for traffic monitoring.
TX CALENDAR
Control
Logic
TSP
TSI
ATSTAT
ATSCLK
TLSTAT
TLSCLK
PORT_ID
PORT_STAT
BURST_VAL
To AMA
AMA_ID
k = 32, 64, or 128
8
SPI[A,B]_TX_k_PORT_ID
2
SPI[A,B]_TX_k_STAT
4
SPI[A,B]_TX_k_BURST_VAL
To
FPGA
I/F
From
External
I/O
Note: SPIA is identical to SPIB



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com