전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

ORSPI4 데이터시트(PDF) 142 Page - Lattice Semiconductor

부품명 ORSPI4
상세설명  Dual SPI4 Interface and High-Speed SERDES FPSC
PDF  263 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  LATTICE [Lattice Semiconductor]
홈페이지  http://www.latticesemi.com
Logo LATTICE - Lattice Semiconductor

ORSPI4 데이터시트(HTML) 142 Page - Lattice Semiconductor

Back Button ORSPI4 Datasheet HTML 138Page - Lattice Semiconductor ORSPI4 Datasheet HTML 139Page - Lattice Semiconductor ORSPI4 Datasheet HTML 140Page - Lattice Semiconductor ORSPI4 Datasheet HTML 141Page - Lattice Semiconductor ORSPI4 Datasheet HTML 142Page - Lattice Semiconductor ORSPI4 Datasheet HTML 143Page - Lattice Semiconductor ORSPI4 Datasheet HTML 144Page - Lattice Semiconductor ORSPI4 Datasheet HTML 145Page - Lattice Semiconductor ORSPI4 Datasheet HTML 146Page - Lattice Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 142 / 263 page
background image
Lattice Semiconductor
ORCA ORSPI4 Data Sheet
142
A programmable FIFO empty flag (MC_RDFIFO_EMPTY) is available to the FPGA for the data FIFO. The FIFO
flag threshold is set by the 4-bit software register field MC_EMPTY_THRESHOLD.
Memory Controller Instruction Latency
An example of the instruction latency through the QDR II Memory Controller for write instructions is shown in Fig-
ure 78. For this example, it is assumed that the clock from the FPGA logic to the Memory Controller
(F_MC_WCLK) is synchronized to the K clock to the external memory. If these clocks are not synchronous, then
the latency may vary.
Figure 78. ORSPI4 QDR II Memory Controller – FPGA to External Memory Latency Example
The latency for read instructions is the same given the same clock relationship conditions.
Memory Controller Status Reporting
The following status or alarms will be reported to the user through software register bits:
• Data length mismatch from the write controller state machine. This alarm bit will be set if a block of data read
from the write data FIFO does not match the data length from its associated instruction.
• Data-instruction coherency error. This alarm bit will be set if the ID field in write data and its associated write
instruction do not match.
• Write data, Read data FIFO overrun and underrun errors.
Clocking Schemes and Timing Diagrams- Memory Controller
The Memory Controller Unit requires three clocks:
• MC_WCLK from the FPGA, which controls the FPGA-side accesses to the Write Instruction and Write Data
F_MC_WCLK =
External Memory K Clock
F_MC_WDFIFO_WE
F_MC_WD(73:72)
F_MC_WD(71:0)
F_MC_WIFIFO_WE
F_MC_WI(25:24)
F_MC_WI(23:18)
F_MC_WI(17:0)
External Memory W#
00
D0-0
...
D0-31
00
A0
D*32
W1
2 K clock cycles
instruction latency
External Memory K Clock
Internal
FPGA
Logic
to
Memory
Controller
Interface
ORSPI4
to
External
Memory
Interface



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com