MPC8321EVRADDC datasheet(69/82 Pages) FREESCALE

부품명	MPC8321EVRADDC

상세설명	PowerQUICC II Pro Integrated Communications Processor Family Hardware Specifications

PDF	82 Pages

Scroll/Zoom	100%

제조업체	FREESCALE [Freescale Semiconductor, Inc]

홈페이지	http://www.freescale.com

Logo

69 / 82 page

MPC8323E PowerQUICC II Pro Integrated Communications Processor Family Hardware Specifications, Rev. 4

Freescale Semiconductor

Clocking

22.5

Core PLL Configuration

RCWL[COREPLL] selects the ratio between the internal coherent system bus clock (csb_clk) and the e300

core clock (core_clk). Table 60 shows the encodings for RCWL[COREPLL]. COREPLL values not listed

in Table 60 should be considered reserved.

NOTE

Core VCO frequency = core frequency × VCO divider

VCO divider (RCWL[COREPLL[0:1]]) must be set properly so that the

core VCO frequency is in the range of 500–800 MHz.

Table 60. e300 Core PLL Configuration

RCWL[COREPLL]

core_clk : csb_clk Ratio

VCO Divider

0-1

2-5

0000

PLL bypassed

(PLL off,

csb_clk clocks

core directly)

PLL bypassed

(PLL off,

csb_clk clocks

core directly)

0001

01:1

÷2

0001

01:1

÷4

0001

01:1

÷8

0001

01:1

÷8

0001

11.5:1

÷2

0001

11.5:1

÷4

0001

11.5:1

÷8

0001

11.5:1

÷8

0010

02:1

÷2

0010

02:1

÷4

0010

02:1

÷8

0010

02:1

÷8

0010

12.5:1

÷2

0010

12.5:1

÷4

0010

12.5:1

÷8

0010

12.5:1

÷8

0011

03:1

÷2

0011

03:1

÷4

0011

03:1

÷8

0011

03:1

÷8

MPC8321EVRADDC 데이터시트(PDF) 69 Page - Freescale Semiconductor, Inc

MPC8321EVRADDC 데이터시트(HTML) 69 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82

데이터시트 다운로드

링크 URL