전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

MPC8321EVRADDC 데이터시트(PDF) 71 Page - Freescale Semiconductor, Inc

부품명 MPC8321EVRADDC
상세설명  PowerQUICC II Pro Integrated Communications Processor Family Hardware Specifications
PDF  82 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  FREESCALE [Freescale Semiconductor, Inc]
홈페이지  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8321EVRADDC 데이터시트(HTML) 71 Page - Freescale Semiconductor, Inc

Back Button MPC8321EVRADDC Datasheet HTML 67Page - Freescale Semiconductor, Inc MPC8321EVRADDC Datasheet HTML 68Page - Freescale Semiconductor, Inc MPC8321EVRADDC Datasheet HTML 69Page - Freescale Semiconductor, Inc MPC8321EVRADDC Datasheet HTML 70Page - Freescale Semiconductor, Inc MPC8321EVRADDC Datasheet HTML 71Page - Freescale Semiconductor, Inc MPC8321EVRADDC Datasheet HTML 72Page - Freescale Semiconductor, Inc MPC8321EVRADDC Datasheet HTML 73Page - Freescale Semiconductor, Inc MPC8321EVRADDC Datasheet HTML 74Page - Freescale Semiconductor, Inc MPC8321EVRADDC Datasheet HTML 75Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 71 / 82 page
background image
MPC8323E PowerQUICC II Pro Integrated Communications Processor Family Hardware Specifications, Rev. 4
Freescale Semiconductor
71
Thermal
22.7
Suggested PLL Configurations
To simplify the PLL configurations, the MPC8323E might be separated into two clock domains. The first
domain contain the CSB PLL and the core PLL. The core PLL is connected serially to the CSB PLL, and
has the csb_clk as its input clock. The second clock domain has the QUICC Engine PLL. The clock
domains are independent, and each of their PLLs are configured separately. Both of the domains has one
common input clock. Table 63 shows suggested PLL configurations for 33, 25, and 66 MHz input clocks.
23 Thermal
This section describes the thermal specifications of the MPC8323E.
23.1
Thermal Characteristics
Table 64 provides the package thermal characteristics for the 516 27
× 27 mm PBGA of the MPC8323E.
Table 63. Suggested PLL Configurations
Conf No.
SPMF
Core
PLL
CEMF
CEDF
Input Clock
Frequency
(MHz)
CSB
Frequency
(MHz)
Core
Frequency
(MHz)
QUICC
Engine
Frequency
(MHz)
1
0100
0000100
0110
0
33.33
133.33
266.66
200
2
0100
0000101
1000
0
25
100
250
200
3
0010
0000100
0011
0
66.67
133.33
266.66
200
4
0100
0000101
0110
0
33.33
133.33
333.33
200
5
0101
0000101
1000
0
25
125
312.5
200
6
0010
0000101
0011
0
66.67
133.33
333.33
200
Table 64. Package Thermal Characteristics for PBGA
Characteristic
Board type
Symbol
Value
Unit
Notes
Junction-to-ambient natural convection
Single-layer board (1s)
RθJA
28
°C/W
1, 2
Junction-to-ambient natural convection
Four-layer board (2s2p)
RθJA
21
°C/W
1, 2, 3
Junction-to-ambient (@200 ft/min)
Single-layer board (1s)
RθJMA
23
°C/W
1, 3
Junction-to-ambient (@200 ft/min)
Four-layer board (2s2p)
RθJMA
18
°C/W
1, 3
Junction-to-board
RθJB
13
°C/W
4
Junction-to-case
RθJC
9°C/W
5



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com