| 전자부품 데이터시트 검색엔진 |
|
MPC8321EVRADDC 데이터시트(PDF) 81 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC8321EVRADDC 데이터시트(HTML) 81 Page - Freescale Semiconductor, Inc |
|
81 / 82 page ![]() MPC8323E PowerQUICC II Pro Integrated Communications Processor Family Hardware Specifications, Rev. 4 Freescale Semiconductor 81 Document Revision History 2 4/2008 • Removed Figures 2 and 3 overshoot and undershoot voltage specs from Section 2.1.2, “Power Supply Voltage Specification,” and footnotes 4 and 5 from Table 1. • Corrected QUIESCE signal to be an output signal in Table 55. • Added column for GVDD (1.8 V) - DDR2 - to Table 6 with 0.212-W typical power dissipation. • Added Figure 4 DDR input timing diagram. • Removed CE_TRB* and CE_PIO* signals from Table 55. • Added three local bus AC specifications to Table 30 (duty cycle, jitter, delay between input clock and local bus clock). • Added row in Table 2 stating junction temperature range of 0 to 105•C. C. • Modified Section 2.2, “Power Sequencing,” to include PORESET requirement. 1 6/2007 Correction to descriptive text in Section 2.2. 0 6/2007 Initial release. Table 67. Document Revision History Rev. No. Date Substantive Change(s) |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |