| 전자부품 데이터시트 검색엔진 |
|
MPC8321EVRADDC 데이터시트(PDF) 15 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC8321EVRADDC 데이터시트(HTML) 15 Page - Freescale Semiconductor, Inc |
|
15 / 82 page ![]() MPC8323E PowerQUICC II Pro Integrated Communications Processor Family Hardware Specifications, Rev. 4 Freescale Semiconductor 15 DDR1 and DDR2 SDRAM 6.2 DDR1 and DDR2 SDRAM AC Electrical Characteristics This section provides the AC electrical characteristics for the DDR1 and DDR2 SDRAM interface. 6.2.1 DDR1 and DDR2 SDRAM Input AC Timing Specifications Table 16 provides the input AC timing specifications for the DDR2 SDRAM (Dn_GVDD(typ) = 1.8 V). Table 17 provides the input AC timing specifications for the DDR1 SDRAM (Dn_GVDD(typ) = 2.5 V). Table 18 provides the input AC timing specifications for the DDR1 and DDR2 SDRAM interface. Table 16. DDR2 SDRAM Input AC Timing Specifications for 1.8-V Interface At recommended operating conditions with D n_GVDD of 1.8 ± 5%. Parameter Symbol Min Max Unit Notes AC input low voltage VIL — MVREF nREF – 0.25 V — AC input high voltage VIH MVREF nREF + 0.25 — V — Table 17. DDR1 SDRAM Input AC Timing Specifications for 2.5 V Interface At recommended operating conditions with D n_GVDD of 2.5 ± 5%. Parameter Symbol Min Max Unit Notes AC input low voltage VIL — MVREF nREF – 0.31 V — AC input high voltage VIH MVREF nREF + 0.31 — V — Table 18. DDR1 and DDR2 SDRAM Input AC Timing Specifications At recommended operating conditions with D n_GVDD of (1.8 or 2.5 V) ± 5%. Parameter Symbol Min Max Unit Notes Controller skew for MDQS—MDQ/MDM tCISKEW ps 1, 2 266 MHz 200 MHz –750 –1250 750 1250 Notes: 1. tCISKEW represents the total amount of skew consumed by the controller between MDQS[n] and any corresponding bit that is captured with MDQS[n]. This should be subtracted from the total timing budget. 2. The amount of skew that can be tolerated from MDQS to a corresponding MDQ signal is called tDISKEW. This can be determined by the following equation: tDISKEW = ±(T/4 – abs(tCISKEW)) where T is the clock period and abs(tCISKEW) is the absolute value of tCISKEW. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |