전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

ORSPI4 데이터시트(PDF) 200 Page - Lattice Semiconductor

부품명 ORSPI4
상세설명  Dual SPI4 Interface and High-Speed SERDES FPSC
PDF  263 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  LATTICE [Lattice Semiconductor]
홈페이지  http://www.latticesemi.com
Logo LATTICE - Lattice Semiconductor

ORSPI4 데이터시트(HTML) 200 Page - Lattice Semiconductor

Back Button ORSPI4 Datasheet HTML 196Page - Lattice Semiconductor ORSPI4 Datasheet HTML 197Page - Lattice Semiconductor ORSPI4 Datasheet HTML 198Page - Lattice Semiconductor ORSPI4 Datasheet HTML 199Page - Lattice Semiconductor ORSPI4 Datasheet HTML 200Page - Lattice Semiconductor ORSPI4 Datasheet HTML 201Page - Lattice Semiconductor ORSPI4 Datasheet HTML 202Page - Lattice Semiconductor ORSPI4 Datasheet HTML 203Page - Lattice Semiconductor ORSPI4 Datasheet HTML 204Page - Lattice Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 200 / 263 page
background image
Lattice Semiconductor
ORCA ORSPI4 Data Sheet
200
ORSPI4 SPI4 External I/O Description
This section describes device I/O signals to/from the SPI4 interface. Table 80 and Table 81 lists the external signals
that interface to the SPI4 block.
Table 80. SPI4 External Transmit Path Interface Signals
Table 81. SPI4 External Receive Path Interface Signals
Pin Name
(j = A or B)
Direction
O = FPSC Output
I = FPSC Input
Description
TSCLKj
I
LVTTL transmit status clock input.
TSTATj[1:0]
I
LVTTL transmit status input
jTSCLKN
I
LVDS (negative) transmit status clock input
jTSCLKP
I
LVDS (positive) transmit status clock input
jTSTATN[1:0]
I
LVDS (negative) transmit status data input
jTSTATP[1:0]
I
LVDS (positive) transmit status data input
jTDATN[15:0]
O
LVDS (negative) transmit SPI4 data output
jTDATP[15:0]
O
LVDS (positive) transmit SPI4 data output
jTCTLN
O
LVDS (negative) transmit SPI4 control signal output
jTCTLP
O
LVDS (positive) transmit SPI4 control signal output
jTDCLKN
O
LVDS (negative) transmit SPI4 clock reference.
(100 - > 450 MHz)
jTDCLKP
O
LVDS (positive) transmit SPI4 clock reference.
(100 - >450 MHz)
jTREFCLK
I
SPI4 clock reference input.
Pin Name
(j = A or B)
Direction
O = FPSC Output
I = FPSC Input
Description
RSCLKj
O
LVTTL receive status clock output.
RSTATj[1:0]
O
LVTTL receive status output
jRSCLKN
O
LVDS (negative) receive status clock output
jRSCLKP]
O
LVDS (positive) receive status clock output
jRSTATN[1:0]
O
LVDS (negative) receive status data output
jRSTATP[1:0
O
LVDS (positive) receive status data output
jRDATN[15:0]
I
LVDS (negative) receive SPI4 data input
jRDATP[15:0]
I
LVDS (positive) receive SPI4 data input
jRCTLN
I
LVDS (negative) receive SPI4 control signal input
jRCTLP
I
LVDS (positive) receive SPI4 control signal input
jRDCLKN
I
LVDS (negative) receive SPI4 clock reference.
(100 - >450 MHz)
jRDCLKP
I
LVDS (positive) receive SPI4 clock reference. (100 - >450 MHz)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com