 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
PIFE32251B-R68MS 데이터시트(PDF) 63 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
PIFE32251B-R68MS 데이터시트(HTML) 63 Page - Texas Instruments |
|
|
63 / 157 page  ENABLE ENVRx VRx VOUT POWERGOOD FB VOUT FBVRxP PGVRx Lout Cout 0.90*VREF Vout (Enable) time PGVRx (Powergood) 30 us deglitch ENVRx PWRGD threshold 0 0 ENVRx FBVRxP (Vout) 1.10*VREF PGVRx Programmable Discharge Resistance 0 VREF Copyright © 2016, Texas Instruments Incorporated 63 TPS650830 www.ti.com SLVSCF4A – DECEMBER 2014 – REVISED JULY 2016 Submit Documentation Feedback Product Folder Links: TPS650830 Detailed Description Copyright © 2014–2016, Texas Instruments Incorporated 6.3.11 Enable and Powergood of VRs The VRs are enabled by the ENVRx pins. The powergood is output on the PGVRx pins. The powergood pins can be defined as open-drain or push-pull output, depending on the function in order to allow "ANDing" or to reduce external components and quiescent current. there is a 30-µs deglitch on both edges of the powergood comparator outputs. A status register monitors the powergood outputs, and the powergood tree monitors the powergood for proper sequence and protection. The powergood signals can be masked by a register. Figure 6-12. Enable and Powergood of VRs |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
