 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
ADPD4100 데이터시트(PDF) 7 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADPD4100 데이터시트(HTML) 7 Page - Analog Devices |
|
|
7 / 101 page  Data Sheet ADPD4100/ADPD4101 Rev. 0 | Page 7 of 101 Table 7. SPI Timing Specifications for the ADPD4100 Parameter Symbol Test Conditions/Comments Min Typ Max Unit TIMING REQUIREMENTS SPI Port SCLK Frequency fSCLK 24 MHz Minimum Pulse Width High tSCLKPWH 15 ns Low tSCLKPWL 15 ns CS Setup Time t CSS CS setup to SCLK rising edge 11 ns Hold Time t CSH CS hold from SCLK rising edge 5 ns Pulse Width High t CSPWH CS pulse width high 15 ns MOSI Setup Time tMOSIS MOSI setup to SCLK rising edge 5 ns Hold Time tMOSIH MOSI hold from SCLK rising edge 5 ns SWITCHING CHARACTERISTICS MISO Output Delay tMISOD MISO valid output delay from SCLK falling edge Register 0x00B4 = 0x0050 (default) 21.5 ns Register 0x00B4 = 0x005F (maximum slew rate, maximum drive strength for SPI) 14.0 ns Table 8. Timing Specifications for Provision of External Low Frequency Oscillator Parameter Min Typ Max Unit FREQUENCY 1 MHz Low Frequency Oscillator 500 2000 kHz 32 kHz Low Frequency Oscillator 10 100 kHz DUTY CYCLE 1 MHz Low Frequency Oscillator 10 90 % 32 kHz Low Frequency Oscillator 10 90 % |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
