| 전자부품 데이터시트 검색엔진 |
|
PIFE32251B-R68MS 데이터시트(PDF) 123 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
PIFE32251B-R68MS 데이터시트(HTML) 123 Page - Texas Instruments |
|
123 / 157 page ![]() 123 TPS650830 www.ti.com SLVSCF4A – DECEMBER 2014 – REVISED JULY 2016 Submit Documentation Feedback Product Folder Links: TPS650830 Detailed Description Copyright © 2014–2016, Texas Instruments Incorporated 6.6.1.57 STDBY_CTRL Register (address = 0xEA) [reset = 11111110] Figure 6-79. STDBY_CTRL Register Format B7 B6 B5 B4 B3 B2 B1 B0 RESERVED_S TDBY_CTRL[4] RESERVED_S TDBY_CTRL[3] RESERVED_S TDBY_CTRL[2] RESERVED_S TDBY_CTRL[1] RESERVED_S TDBY_CTRL[0] EN_VCOMP_1 0U VCOMPEN QLSLPS0_ACT IVE 1 1 1 1 1 1 1 0 R R R R R RW RW RW LEGEND: R/W = Read/Write; R = Read only; -n = value after reset Table 6-60. STDBY_CTRL Register Field Descriptions Bit Field Type Reset Description 7:3 RESERVED_STDBY_CTRL[4:0] R 11111 Read Always Returns '1' 2 EN_VCOMP_10U RW 1 VCOMP Current Source Control bit: 0: Disable 1: Enable 1 VCOMPEN RW 1 VCOMP Enable Control bit: 0: Disable 1: Enable 0 QLSLPS0_ACTIVE RW 0 SLP_S0 & DDR_VTT_CTRL Detect logic Control 0: Normal Operation DELAY_ALL_SYS_PG is used in QSTANDBY# (SLP_S0#) 1: DELAY_ALL_SYS_PG is ignored for QSTANDBY# (SLP_S0#) |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |