DSP56364 datasheet(47/148 Pages) FREESCALE

47 / 148 page

External Memory Expansion Port (Port A)

DSP56364 Technical Data, Rev. 4.1

Freescale Semiconductor

3-31

186

CAS assertion to data not valid (write)

tDH

3.25

× T

C − 4.0

45.2

—

36.6

—

187

RAS assertion to data not valid (write)

tDHR

5.75

× T

C − 4.0

83.1

—

67.9

—

188

WR assertion to CAS assertion

tWCS

5.5

× T

C − 4.3

79.0

—

64.5

—

189

CAS assertion to RAS assertion

(refresh)

tCSR

1.5

× T

C − 4.0

18.7

—

14.8

—

190

RAS deassertion to CAS assertion

(refresh)

tRPC

1.75

× T

C − 4.0

22.5

—

17.9

—

191

RD assertion to RAS deassertion

tROH

8.5

× T

C − 4.0

124.8

—

102.3

—

192

RD assertion to data valid

tGA

7.5

× T

C − 7.5

—

106.1

—

7.5

× T

C − 6.5

—

87.3

193

RD deassertion to data not valid3

tGZ

0.0

—

0.0

—

194

WR assertion to data active

0.75

× T

C − 0.3

11.1

—

9.1

—

195

WR deassertion to data high

impedance

0.25

× T

—3.8

—3.1

1 The number of wait states for out-of-page access is specified in the DCR.

2 The refresh period is specified in the DCR.

3 RD deassertion will always occur after CAS deassertion; therefore, the restricted timing is t

OFF and not tGZ.

4 The asynchronous delays specified in the expressions are valid for DSP56364.

5 Either t

RCH or tRRH must be satisfied for read cycles.

Table 3-15 DRAM Out-of-Page and Refresh Timings, Eleven Wait States1, 2

No.

Characteristics3

Symbol

Expression4

Min

Max

Unit

157

Random read or write cycle time

tRC

× T

120.0

—

158

RAS assertion to data valid (read)

tRAC

6.25

× T

C − 7.0

—

55.5

159

CAS assertion to data valid (read)

tCAC

3.75

× T

C − 7.0

—

30.5

160

Column address valid to data valid (read)

tAA

4.5

× T

C − 7.0

—

38.0

161

CAS deassertion to data not valid (read hold time)

tOFF

0.0

—

162

RAS deassertion to RAS assertion

tRP

4.25

× T

C − 4.0

38.5

—

163

RAS assertion pulse width

tRAS

7.75

× T

C − 4.0

73.5

—

Table 3-14 DRAM Out-of-Page and Refresh Timings, Eight Wait States1, 2 (continued)

No.

Characteristics3

Symbol

Expression4

66 MHz

80 MHz

Unit

Min

Max

Min

Max

DSP56364 데이터시트(PDF) 47 Page - Freescale Semiconductor, Inc

DSP56364 데이터시트(HTML) 47 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL