DSP56364 datasheet(60/148 Pages) FREESCALE

60 / 148 page

Serial Host Interface (SHI) I2C Protocol Timing

DSP56364 Technical Data, Rev. 4.1

3-44

Freescale Semiconductor

3.12

Serial Host Interface (SHI) I2C Protocol Timing

Table 3-18 SHI I2C Protocol Timing

Standard I2C1

No.

Characteristics

Symbol/

Expression

Standard-Mode

Fast-Mode

Unit

Min

Max

Min

Max

Tolerable spike width on SCL or SDA

—

• Filters bypassed

—

• Narrow filters enabled

—

• Wide filters enabled

—

100

—

100

171 SCL clock frequency

FSCL

—

100

—

400

kHz

172 Bus free time

TBUF

4.7

—

1.3

—

μs

173 Start condition set-up time

TSU;STA

4.7

—

0.6

—

μs

174 Start condition hold time

THD;STA

4.0

—

0.6

—

μs

175 SCL low period

TLOW

4.7

—

1.3

—

μs

176 SCL high period

THIGH

4.0

—

1.3

—

μs

177 SCL and SDA rise time

—

1000

20 + 0.1

× C

300

178 SCL and SDA fall time

—

300

20 + 0.1

× C

300

179 Data set-up time

TSU;DAT

250

—

100

—

180 Data hold time

THD;DAT

0.0

—

0.0

0.9

μs

181 Stop condition set-up time

TSU;STO

4.0

—

0.6

—

μs

182 Capacitive load for each line

—

400

—

400

183 DSP clock frequency

FDSP

• Filters bypassed

10.6

—

28.5

—

MHz

• Narrow filters enabled

11.8

—

39.7

—

MHz

• Wide filters enabled

13.1

—

61.0

—

MHz

184 HREQ in deassertion to last SCL edge

(HREQ in set-up time)

tSU;RQI

0.0

—

0.0

—

DSP56364 데이터시트(PDF) 60 Page - Freescale Semiconductor, Inc

DSP56364 데이터시트(HTML) 60 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL