 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
ADSP-SC596 데이터시트(PDF) 48 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADSP-SC596 데이터시트(HTML) 48 Page - Analog Devices |
|
|
48 / 134 page  ADSP-SC595/SC596/SC598 Preliminary Technical Data Rev. PrD | Page 48 of 134 | May 2022 DMC0_DQ15 InOut B Internal logic ensures that input signal does not float None None VDD_DMC Desc: DMC0 Data 15 Notes: No notes DMC0_LDM Output B None None L VDD_DMC Desc: DMC0 Data Mask for Lower Byte Notes: No notes DMC0_LDQS InOut C Internal logic ensures that input signal does not float None None VDD_DMC Desc: DMC0 Data Strobe for Lower Byte Notes: No notes DMC0_LDQS InOut C Internal logic ensures that input signal does not float None None VDD_DMC Desc: DMC0 Data Strobe for Lower Byte (complement) Notes: No notes DMC0_ODT Output B None None L VDD_DMC Desc: DMC0 On-Die Termination Notes: No notes DMC0_RAS Output B None None L VDD_DMC Desc: DMC0 Row Address Strobe Notes: No notes DMC0_RESET Output B None None L VDD_DMC Desc: DMC0 Reset Notes: No notes DMC0_RZQ a B None None None VDD_DMC Desc: DMC0 External Calibration Resistor Connection Notes: 34 Ω external pull-down must be added DMC0_UDM Output B None None L VDD_DMC Desc: DMC0 Data Mask for Upper Byte Notes: No notes DMC0_UDQS InOut C Internal logic ensures that input signal does not float None None VDD_DMC Desc: DMC0 Data Strobe for Upper Byte Notes: No notes DMC0_UDQS InOut C Internal logic ensures that input signal does not float None None VDD_DMC Desc: DMC0 Data Strobe for Upper Byte (complement) Notes: No notes DMC0_VREF0 a None None None VDD_DMC Desc: DMC0 Voltage Reference Notes: No notes DMC0_VREF1 a None None None VDD_DMC Desc: DMC0 Voltage Reference Notes: No notes DMC0_WE Output B None None L VDD_DMC Desc: DMC0 Write Enable Notes: No notes GND g None None None Desc: Ground Notes: No notes HADC0_VIN0 a NA None None None VDD_ANA Desc: HADC0 Analog Input 0 Notes: Connect to GND if not used HADC0_VIN1 a NA None None None VDD_ANA Desc: HADC0 Analog Input 1 Notes: Connect to GND if not used HADC0_VIN2 a NA None None None VDD_ANA Desc: HADC0 Analog Input 2 Notes: Connect to GND if not used HADC0_VIN3 a NA None None None VDD_ANA Desc: HADC0 Analog Input 3 Notes: Connect to GND if not used HADC0_VIN4 a NA None None None VDD_ANA Desc: HADC0 Analog Input 4 Notes: Connect to GND if not used HADC0_VIN5 a NA None None None VDD_ANA Desc: HADC0 Analog Input 5 Notes: Connect to GND if not used Table 21. ADSP-SC595/SC596/SC598 Designer Quick Reference (Continued) Signal Name Type Driver Type Internal Termination Reset Termination Reset Drive Power Domain Description and Notes |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
