ADSP-SC596 datasheet(19/134 Pages) AD

19 / 134 page

ADSP-SC595/SC596/SC598

Preliminary Technical Data

Rev. PrD

Page 19 of 134

May 2022

• GPIO interrupt mask registers allow each individual GPIO

pin to function as an interrupt to the processors. GPIO pins

defined as inputs can be configured to generate hardware

interrupts, whereas output pins can be triggered by soft-

ware interrupts.

• GPIO interrupt sensitivity registers specify whether indi-

vidual pins are level or edge sensitive and specify, if edge

sensitive, whether the rising edge or both the rising and

falling edges of the signal are significant.

Pin Interrupts

Every port pin on the processors can request interrupts in either

an edge sensitive or a level sensitive manner with programmable

polarity. Interrupt functionality is decoupled from GPIO opera-

tion. Eight system level interrupt channels (PINT0–PINT7) are

reserved for this purpose. Each of these interrupt channels can

manage up to 32 interrupt pins. The assignment from pin to

interrupt is not performed on a pin by pin basis. Rather, groups

of eight pins (half ports) are flexibly assigned to interrupt

channels.

Every pin interrupt channel features a special set of 32-bit mem-

ory-mapped registers that enable half port assignment and

interrupt management. This functionality includes masking,

identification, and clearing of requests. These registers also

enable access to the respective pin states and use of the interrupt

latches, regardless of whether the interrupt is masked. Most

control registers feature multiple MMR address entries to write

one to set or write one to clear them individually.

Core Flags I/O Pins

The processor features 32 flag I/O pins (16 per SHARC+ core),

which allow for external control and monitoring of the

SHARC+ core FLAGS register. User code can write to bits in

this register to be driven to pins configured as outputs, and code

execution can be made conditional based on the settings of the

pins configured as inputs.

Enhanced Mobile Storage Interface (eMSI)

The enhanced mobile storage interface (eMSI) controller acts as

the host interface for embedded multimedia cards. The eMSI

controller has the following features:

• Supports a single eMMC device

• Supports 1-bit, 4-bit, and 8-bit eMMC modes

• Supports 3.3 V I/O eMMC protocols, including eMMC 5.1

• 14-signal external interface with clock, command, and up

to 8 data lines

• Integrated DMA controller

• Card interface clock generation in the clock distribution

unit (CDU)

SYSTEM ACCELERATION

The following sections describe the system acceleration blocks

of the ADSP-SC595/SC596/SC598 processors.

Finite Impulse Response (FIR) Accelerator

The finite impulse response (FIR) accelerator consists of a

1024 word coefficient memory, a 1024 word deep delay line for

the data, and four multiplier-accumulator (MAC) units. A con-

troller manages the accelerator. The FIR accelerator runs at the

SHARC core clock frequency. The FIR accelerator can access all

memory spaces and can run concurrently with the other accel-

erators on the processor.

Infinite Impulse Response (IIR) Accelerator

The infinite impulse response (IIR) accelerator consists of a

1440 word coefficient memory for storage of biquad coeffi-

cients, a data memory for storing the intermediate data, and one

MAC unit. A controller manages the accelerator. The IIR

accelerator runs at the SHARC core clock frequency. The IIR

accelerator can access all memory spaces and run concurrently

with the other accelerators on the processor.

Note: There are four IIR accelerators per SHARC core.

SYSTEM DESIGN

The following sections provide an introduction to system design

features and power supply issues.

Clock Management

The processors provide three operating modes, each with a dif-

ferent performance and power profile. Control of clocking to

each of the processor peripherals reduces power consumption.

The processors do not support any low power operation modes.

Control of clocking to each of the processor peripherals can

reduce the power consumption.

Reset Control Unit (RCU)

Reset is the initial state of the whole processor, or the core, and

is the result of a hardware or software triggered event. In this

state, all control registers are set to default values and functional

units are idle. Exiting a full system reset begins with the core

ready to boot.

The reset control unit (RCU) controls how all the functional

units enter and exit reset. Differences in functional require-

ments and clocking constraints define how reset signals are

generated. Programs must guarantee that none of the reset

functions put the system into an undefined state or cause

resources to stall. This requirement is particularly important

when the core resets (programs must ensure that there is no

pending system activity involving the core when it is reset).

From a system perspective, reset is defined by both the reset tar-

get and the reset source.

ADSP-SC596 데이터시트(PDF) 19 Page - Analog Devices

ADSP-SC596 데이터시트(HTML) 19 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL