| 전자부품 데이터시트 검색엔진 |
|
ADSP-SC596 데이터시트(PDF) 49 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADSP-SC596 데이터시트(HTML) 49 Page - Analog Devices |
|
49 / 134 page ![]() ADSP-SC595/SC596/SC598 Preliminary Technical Data Rev. PrD | Page 49 of 134 | May 2022 HADC0_VIN6 a NA None None None VDD_ANA Desc: HADC0 Analog Input 6 Notes: Connect to GND if not used HADC0_VIN7 a NA None None None VDD_ANA Desc: HADC0 Analog Input 7 Notes: Connect to GND if not used HADC0_VREFN s NA None None None VDD_ANA Desc: HADC0 Ground Reference for ADC Notes: Connect to GND if HADC and TMU are not used HADC0_VREFP s NA None None None VDD_ANA Desc: HADC0 External Reference for ADC Notes: Connect to VDD_REF if HADC and TMU are not used JTG_TCK Input Pull-up Pull-up None VDD_EXT Desc: JTAG Clock Notes: No notes JTG_TDI Input Pull-up Pull-up None VDD_EXT Desc: JTAG Serial Data In Notes: No notes JTG_TDO Output A None High-Z when JTG_TRST is low, not affected by SYS_HWRST None VDD_EXT Desc: JTAG Serial Data Out Notes: No notes JTG_TMS InOut A Pull-up Pull-up None VDD_EXT Desc: JTAG Mode Select Notes: No notes JTG_TRST Input Pull-down Pull-down None VDD_EXT Desc: JTAG Reset Notes: No notes MLB0_CLKN Input N/A Internal logic ensures that input signal does not float None None VDD_REF Desc: MLB0 Differential Clock (–) Notes: No notes MLB0_CLKP Input N/A Internal logic ensures that input signal does not float None None VDD_REF Desc: MLB0 Differential Clock (+) Notes: No notes MLB0_DATN InOut I Internal logic ensures that input signal does not float None None VDD_REF Desc: MLB0 Differential Data (–) Notes: No notes MLB0_DATP InOut I Internal logic ensures that input signal does not float None None VDD_REF Desc: MLB0 Differential Data (+) Notes: No notes MLB0_SIGN InOut I Internal logic ensures that input signal does not float None None VDD_REF Desc: MLB0 Differential Signal (–) Notes: No notes MLB0_SIGP InOut I Internal logic ensures that input signal does not float None None VDD_REF Desc: MLB0 Differential Signal (+) Notes: No notes PA_00 InOut A Programmable pull-up/pull-down1 None None VDD_EXT Desc: PORTA Position 0 | OSPI0 MISO | SPI2 MISO Notes: See note2 PA_01 InOut A Programmable pull-up/pull-down1 None None VDD_EXT Desc: PORTA Position1 | OSPI0 MOSI | SPI2 MOSI Notes: See note2 PA_02 InOut A Programmable pull-up/pull-down1 None None VDD_EXT Desc: PORTA Position 2 | OSPI0 D2 | SPI2 D2 | TWI3 Clock | TIMER0 Timer Alternate Clock 3 Notes: See note2 Table 21. ADSP-SC595/SC596/SC598 Designer Quick Reference (Continued) Signal Name Type Driver Type Internal Termination Reset Termination Reset Drive Power Domain Description and Notes |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |