| 전자부품 데이터시트 검색엔진 |
|
ADSP-SC596 데이터시트(PDF) 86 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADSP-SC596 데이터시트(HTML) 86 Page - Analog Devices |
|
86 / 134 page ![]() Rev. PrD | Page 86 of 134 | May 2022 ADSP-SC595/SC596/SC598 Preliminary Technical Data SPI Port—Slave Timing SPI0, SPI1, and SPI2 Table 51 and Figure 21 describe SPI port slave operations. Note that • In dual-mode data transmit, the SPIx_MOSI signal is also an output. • In quad-mode data transmit, the SPIx_MOSI, SPIx_D2, and SPIx_D3 signals are also outputs. • In dual-mode data receive, the SPIx_MISO signal is also an input. • In quad-mode data receive, the SPIx_MISO, SPIx_D2, and SPIx_D3 signals are also inputs. • In SPI slave mode, the SPI clock is supplied externally and is called fSPICLKEXT: • Quad mode is supported by SPI1 and SPI2. • CPHA is a configuration bit in the SPI_CTL register. Table 51. SPI Port—Slave Timing1 1 All specifications apply to SPI0, SPI1, and SPI2. All specifications are based on simulation data and are subject to change without notice. Parameter Min Max Unit Timing Requirements tSPICHS SPIx_CLK High Period2 2 This specification indicates the minimum instantaneous width or period that can be tolerated due to duty cycle variation or jitter on the external SPIx_CLK. For the external SPIx_CLK ideal maximum frequency, see the fSPICLKTEXT specification in Table 22. 0.5 × tSPICLKEXT – 1.5 ns tSPICLS SPIx_CLK Low Period2 0.5 × tSPICLKEXT – 1.5 ns tSPICLK SPIx_CLK Period2 tSPICLKEXT – 1.5 ns tHDS Last SPIx_CLK Edge to SPIx_SS Not Asserted 5 ns tSPITDS Sequential Transfer Delay tSPICLKEXT – 1.5 ns tSDSCI SPIx_SS Assertion to First SPIx_CLK Edge 11.7 ns tSSPID Data Input Valid to SPIx_CLK Edge (Data Input Setup) 2 ns tHSPID SPIx_CLK Sampling Edge to Data Input Invalid 1.6 ns Switching Characteristics tDSOE SPIx_SS Assertion to Data Out Active 0 14.12 ns tDSDHI SPIx_SS Deassertion to Data High Impedance 0 12.6 ns tDDSPID SPIx_CLK Edge to Data Out Valid (Data Out Delay) 14.16 ns tHDSPID SPIx_CLK Edge to Data Out Invalid (Data Out Hold) 1.5 ns tSPICLKEXT 1 fSPICLKEXT ---------------- = |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |