ADSP-SC596 datasheet(83/134 Pages) AD

83 / 134 page

Rev. PrD

Page 83 of 134

May 2022

ADSP-SC595/SC596/SC598

Preliminary Technical Data

Asynchronous Sample Rate Converter (ASRC)—Serial Output Port

For the serial output port, the frame sync is an input and it must meet setup and hold times with regard to SCLK0 on the output port. The

serial data output has a hold time and delay specification with regard to the serial clock. In TDM mode, the ASRC drives at the rising edge

and samples at the falling edge of the serial clock. In all other modes, the serial clock rising edge is the sampling edge, and the falling edge

is the driving edge.

Figure 19. ASRC Serial Output Port Timing

Table 49. ASRC, Serial Output Port

All specifications are based on simulation data and are subject to change without notice.

Parameter

Min

Max

Unit

Timing Requirements

tSRCSFS

1 The serial clock, data, and frame sync signals can originate from any of the DAI pins. The serial clock and frame sync signals can also originate via PCG or SPORTs. The input

of the PCG can be either CLKIN, SCLK0, or any of the DAI pins.

Frame Sync Setup Before Serial Clock Rising Edge

tSRCHFS

Frame Sync Hold After Serial Clock Rising Edge

5.5

tSRCCLKW

Clock Width

tSCLK0 – 1

tSRCCLK

Clock Period

2 × tSCLK0

Switching Characteristics

tSRCTDD

Transmit Data Delay After Serial Clock Falling Edge

13.3

tSRCTDH

Transmit Data Hold After Serial Clock Falling Edge

DAI0_PIN20–1

(SCLK0)

SAMPLE EDGE

DAI0_PIN20–1

(FS)

DAI0_PIN20–1

(SDATA)

tSRCCLK

tSRCCLKW

tSRCSFS

tSRCHFS

tSRCTDD

tSRCTDH

ADSP-SC596 데이터시트(PDF) 83 Page - Analog Devices

ADSP-SC596 데이터시트(HTML) 83 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL